SE7900137L - Databehandlingssystem med flyttal - Google Patents

Databehandlingssystem med flyttal

Info

Publication number
SE7900137L
SE7900137L SE7900137A SE7900137A SE7900137L SE 7900137 L SE7900137 L SE 7900137L SE 7900137 A SE7900137 A SE 7900137A SE 7900137 A SE7900137 A SE 7900137A SE 7900137 L SE7900137 L SE 7900137L
Authority
SE
Sweden
Prior art keywords
word representing
data processing
processing system
digital word
value
Prior art date
Application number
SE7900137A
Other languages
Unknown language ( )
English (en)
Other versions
SE432027B (sv
Inventor
E J Rasala
C J Young
Original Assignee
Data General Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Data General Corp filed Critical Data General Corp
Publication of SE7900137L publication Critical patent/SE7900137L/sv
Publication of SE432027B publication Critical patent/SE432027B/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3832—Less usual number representations
    • G06F2207/3844—Hexadecimal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
SE7900137A 1978-01-23 1979-01-08 Digital datamultiplikator SE432027B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/871,616 US4208722A (en) 1978-01-23 1978-01-23 Floating point data processing system

Publications (2)

Publication Number Publication Date
SE7900137L true SE7900137L (sv) 1979-07-24
SE432027B SE432027B (sv) 1984-03-12

Family

ID=25357786

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7900137A SE432027B (sv) 1978-01-23 1979-01-08 Digital datamultiplikator

Country Status (13)

Country Link
US (1) US4208722A (sv)
JP (1) JPS54151338A (sv)
AU (1) AU525817B2 (sv)
BR (1) BR7900409A (sv)
CA (1) CA1103806A (sv)
CH (1) CH644461A5 (sv)
DE (1) DE2902496A1 (sv)
DK (1) DK3779A (sv)
FR (1) FR2415337B1 (sv)
GB (1) GB2013007B (sv)
IT (1) IT1110999B (sv)
NL (1) NL7900440A (sv)
SE (1) SE432027B (sv)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4295203A (en) * 1979-11-09 1981-10-13 Honeywell Information Systems Inc. Automatic rounding of floating point operands
US4334284A (en) * 1979-12-31 1982-06-08 Sperry Corporation Multiplier decoding using parallel MQ register
US4468748A (en) * 1981-06-11 1984-08-28 Data General Corporation Floating point computation unit having means for rounding the floating point computation result
GB2115190B (en) * 1982-02-10 1985-11-20 Singer Co Data word normalisation
US4488252A (en) * 1982-02-22 1984-12-11 Raytheon Company Floating point addition architecture
US4509116A (en) * 1982-04-21 1985-04-02 Digital Equipment Corporation Special instruction processing unit for data processing system
US4507676A (en) * 1982-10-28 1985-03-26 Rca Corporation Digital matrixing system
US4594679A (en) * 1983-07-21 1986-06-10 International Business Machines Corporation High speed hardware multiplier for fixed floating point operands
US4755962A (en) * 1984-10-30 1988-07-05 Fairchild Camera And Instrument Microprocessor having multiplication circuitry implementing a modified Booth algorithm
US4758972A (en) * 1986-06-02 1988-07-19 Raytheon Company Precision rounding in a floating point arithmetic unit
US4800517A (en) * 1986-07-30 1989-01-24 Advanced Micro Devices, Inc. Word-sliced signal processor
US4905178A (en) * 1986-09-19 1990-02-27 Performance Semiconductor Corporation Fast shifter method and structure
WO1988008606A1 (en) * 1987-04-28 1988-11-03 Fujitsu Ten Limited Method and apparatus for data transfer
US5646877A (en) * 1995-05-25 1997-07-08 Texas Instruments Incorporated High radix multiplier architecture
US5771186A (en) * 1995-06-07 1998-06-23 International Business Machines System and method for multiplying in a data processing system
US8185723B2 (en) * 2001-07-13 2012-05-22 Intel Corporation Method and apparatus to extract integer and fractional components from floating-point data
US7296049B2 (en) * 2002-03-22 2007-11-13 Intel Corporation Fast multiplication circuits
US7167885B2 (en) * 2002-03-22 2007-01-23 Intel Corporation Emod a fast modulus calculation for computer systems
US8017172B2 (en) 2005-08-25 2011-09-13 Conagra Foods Food Ingredients Company, Inc. Whole grain flour and products including same
EP1710690A1 (en) * 2005-04-07 2006-10-11 STMicroelectronics (Research & Development) Limited Multiplication circuitry
JP4645519B2 (ja) * 2006-04-27 2011-03-09 株式会社デンソー 演算処理装置，制御装置およびプログラム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3366780A (en) * 1965-11-29 1968-01-30 Ibm Shift multiplier
US3515344A (en) * 1966-08-31 1970-06-02 Ibm Apparatus for accumulating the sum of a plurality of operands
US3730425A (en) * 1971-05-03 1973-05-01 Honeywell Inf Systems Binary two{40 s complement multiplier processing two multiplier bits per cycle
US3871578A (en) * 1972-10-10 1975-03-18 Digital Equipment Corp Data processing system for multiplying and intergerizing floating point numbers

Also Published As

Publication number Publication date
DK3779A (da) 1979-07-24
IT7919548A0 (it) 1979-01-23
SE432027B (sv) 1984-03-12
CA1103806A (en) 1981-06-23
GB2013007B (en) 1982-05-19
US4208722A (en) 1980-06-17
FR2415337A1 (fr) 1979-08-17
DE2902496A1 (de) 1979-07-26
CH644461A5 (de) 1984-07-31
JPS54151338A (en) 1979-11-28
NL7900440A (nl) 1979-07-25
FR2415337B1 (fr) 1987-03-20
IT1110999B (it) 1986-01-13
AU525817B2 (en) 1982-12-02
AU4322579A (en) 1979-08-02
GB2013007A (en) 1979-08-01
BR7900409A (pt) 1979-08-21

Similar Documents

Publication Publication Date Title
SE7900137L (sv) Databehandlingssystem med flyttal
ES453377A1 (es) Un metodo de tratar informacion.
GB1336930A (en) Flow-through arithmetic apparatus
ES443678A1 (es) Perfeccionamientos introducidos en una unidad de tratamientode senal modular de estructura ramificada.
NL159208B (nl) Toetsenbord en werkwijze ter vervaardiging daarvan.
GB1195410A (en) Binary Multipliers
EP0103722A3 (en) Multiplying circuit
JPS54144149A (en) Magnitude comparator
JPS5619143A (en) Method of providing numerical calculation results and digital computer unit to perform same
JPS562055A (en) Processing binary output data of digital computer
JPS562053A (en) Processing binary output data of digital computer
JPS51132941A (en) Book slip data input and output system
Rathie et al. On a functional equation connected with Shannon's entropy
JPS5337345A (en) Collecting and treating system for digital data
JPS52152124A (en) Figure inputting
JPS52100157A (en) Timing digital protective relay
JPS5335448A (en) Data processing system having building block construction
JPS54156446A (en) Code conversion system
FR2417139A1 (fr) Multiplieur-sommateur perfectionne
JPS52100963A (en) 1-bit encoder
JPS54104216A (en) Receiver for digital multi-frequency signal
JPS5543663A (en) Optical multiplier
JPS5291341A (en) Arithmetic system
JPS51141541A (en) Method of segmentation
FR2339291A1 (fr) Procede de transmission d'informations numeriques par modulation de phase d'une onde porteuse

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 7900137-6

Effective date: 19901211

Format of ref document f/p: F