NL7920197A - Informatieverwerkende inrichting met een op-code verlengd register. - Google Patents

Informatieverwerkende inrichting met een op-code verlengd register. Download PDF

Info

Publication number
NL7920197A
NL7920197A NL7920197A NL7920197A NL7920197A NL 7920197 A NL7920197 A NL 7920197A NL 7920197 A NL7920197 A NL 7920197A NL 7920197 A NL7920197 A NL 7920197A NL 7920197 A NL7920197 A NL 7920197A
Authority
NL
Netherlands
Prior art keywords
address
memory
instruction
register
bit
Prior art date
Application number
NL7920197A
Other languages
English (en)
Dutch (nl)
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of NL7920197A publication Critical patent/NL7920197A/nl

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181Instruction operation extension or modification
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181Instruction operation extension or modification
    • G06F9/30189Instruction operation extension or modification according to execution mode, e.g. mode flag

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
NL7920197A 1978-12-29 1979-12-06 Informatieverwerkende inrichting met een op-code verlengd register. NL7920197A (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US97442678 1978-12-29
US05/974,426 US4293907A (en) 1978-12-29 1978-12-29 Data processing apparatus having op-code extension register

Publications (1)

Publication Number Publication Date
NL7920197A true NL7920197A (nl) 1980-11-28

Family

ID=25522024

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7920197A NL7920197A (nl) 1978-12-29 1979-12-06 Informatieverwerkende inrichting met een op-code verlengd register.

Country Status (13)

Country Link
US (1) US4293907A (it)
JP (1) JPS55501075A (it)
AU (1) AU542875B2 (it)
BE (1) BE880888A (it)
CA (1) CA1123959A (it)
CH (1) CH650600A5 (it)
ES (1) ES487294A1 (it)
FR (1) FR2445555B1 (it)
GB (1) GB2050659B (it)
IT (1) IT1127771B (it)
NL (1) NL7920197A (it)
SE (1) SE424114B (it)
WO (1) WO1980001423A1 (it)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0052828B1 (en) * 1980-11-24 1989-04-19 Texas Instruments Incorporated Microprocessor system
US4519028A (en) * 1981-02-17 1985-05-21 Digital Equipment Corporation CPU with multi-stage mode register for defining CPU operating environment including charging its communications protocol
US4577282A (en) * 1982-02-22 1986-03-18 Texas Instruments Incorporated Microcomputer system for digital signal processing
US4519031A (en) * 1982-02-22 1985-05-21 Texas Instruments Incorporated Microcomputer with accumulator saturation upon overflow
US4488219A (en) * 1982-03-18 1984-12-11 International Business Machines Corporation Extended control word decoding
US4586130A (en) * 1983-10-03 1986-04-29 Digital Equipment Corporation Central processing unit for a digital computer
US4893235A (en) * 1983-10-03 1990-01-09 Digital Equipment Corporation Central processing unit for a digital computer
US4812971A (en) * 1983-10-03 1989-03-14 Digital Equipment Corporation Central processing unit for a digital computer
DE3500377A1 (de) * 1984-01-16 1985-07-25 N.V. Philips' Gloeilampenfabrieken, Eindhoven Verfahren zur bearbeitung maschinencodierter befehlswoerter und datenprozessor durch durchfuehrung des verfahrens
FR2569285B1 (fr) * 1984-08-14 1989-02-03 Trt Telecom Radio Electr Processeur pour effectuer suivant differents modes le traitement de donnees et dispositif de multiplication convenant pour un tel processeur
DE3577242D1 (de) * 1984-08-14 1990-05-23 Trt Telecom Radio Electr Prozessor zur verarbeitung von daten verschiedener darstellungsarten und geeignetes multipliziergeraet fuer einen solchen prozessor.
JP2565495B2 (ja) * 1986-08-27 1996-12-18 株式会社日立製作所 デ−タ処理システム
US5218712A (en) * 1987-07-01 1993-06-08 Digital Equipment Corporation Providing a data processor with a user-mode accessible mode of operations in which the processor performs processing operations without interruption
JP2845433B2 (ja) * 1987-09-07 1999-01-13 日本電気株式会社 集積回路装置
NL8800071A (nl) * 1988-01-13 1989-08-01 Philips Nv Dataprocessorsysteem en videoprocessorsysteem, voorzien van een dergelijk dataprocessorsysteem.
JPH01297764A (ja) * 1988-05-25 1989-11-30 Nec Corp プロセッサ
US5280620A (en) * 1988-12-16 1994-01-18 U.S. Philips Corporation Coupling network for a data processor, including a series connection of a cross-bar switch and an array of silos
US5249273A (en) * 1989-01-17 1993-09-28 Fujitsu Limited Microprocessor having a variable length instruction format
DE68928980T2 (de) * 1989-11-17 1999-08-19 Texas Instruments Inc. Multiprozessor mit Koordinatenschalter zwischen Prozessoren und Speichern
US5446865A (en) * 1990-03-13 1995-08-29 At&T Corp. Processor adapted for sharing memory with more than one type of processor
DE69327504T2 (de) * 1992-10-19 2000-08-10 Koninklijke Philips Electronics N.V., Eindhoven Datenprozessor mit Operationseinheiten, die gemeinsam Gruppen von Registerspeichern benutzen
US5848289A (en) * 1992-11-27 1998-12-08 Motorola, Inc. Extensible central processing unit
JPH07281890A (ja) * 1994-04-06 1995-10-27 Mitsubishi Electric Corp 命令セット及びそのマイクロコンピュータによる実行方法
US5890222A (en) * 1995-01-04 1999-03-30 International Business Machines Corporation Method and system for addressing registers in a data processing unit in an indirect addressing mode
FR2731094B1 (fr) * 1995-02-23 1997-04-30 Dufal Frederic Procede et dispositif de commande simultanee des etats de controle des unites d'execution d'un processeur programmable
FR2731095B1 (fr) * 1995-02-23 1997-04-30 Dufal Frederic Procede et dispositif de commande simultanee des etats de controle des unites d'execution d'un processeur programmable a architecture du type pipeline, notamment un processeur de traitement d'images
US6298002B1 (en) * 1999-12-14 2001-10-02 Intel Corporation Memory structures having selectively disabled portions for power conservation
US7028170B2 (en) 2000-03-08 2006-04-11 Sun Microsystems, Inc. Processing architecture having a compare capability
US6892295B2 (en) 2000-03-08 2005-05-10 Sun Microsystems, Inc. Processing architecture having an array bounds check capability
AU2001249122A1 (en) * 2000-03-08 2001-09-17 Sun Microsystems, Inc. Processing architecture having field swapping capability
US7124160B2 (en) 2000-03-08 2006-10-17 Sun Microsystems, Inc. Processing architecture having parallel arithmetic capability
FR2867874A1 (fr) * 2004-03-22 2005-09-23 St Microelectronics Sa Dispositif et procede de gestion d'un jeu d'instructions d'un microprocesseur
JP5217431B2 (ja) 2007-12-28 2013-06-19 富士通株式会社 演算処理装置及び演算処理装置の制御方法
GB2589334B (en) 2019-11-26 2022-01-05 Advanced Risc Mach Ltd Register-provided-opcode instruction

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE629725A (it) * 1962-03-29
US3292151A (en) * 1962-06-04 1966-12-13 Ibm Memory expansion
US3331056A (en) * 1964-07-15 1967-07-11 Honeywell Inc Variable width addressing arrangement
US3593312A (en) * 1969-11-14 1971-07-13 Burroughs Corp Data processor having operand tags to identify as single or double precision
US3764988A (en) * 1971-03-01 1973-10-09 Hitachi Ltd Instruction processing device using advanced control system
US3781823A (en) * 1972-07-28 1973-12-25 Bell Telephone Labor Inc Computer control unit capable of dynamically reinterpreting instructions
JPS5171648A (it) * 1974-12-18 1976-06-21 Panafacom Ltd
JPS5245232A (en) * 1975-10-08 1977-04-09 Hitachi Ltd Micro program modification circuit
US4021655A (en) * 1976-03-30 1977-05-03 International Business Machines Corporation Oversized data detection hardware for data processors which store data at variable length destinations
US4117536A (en) * 1976-12-27 1978-09-26 International Business Machines Corporation Instruction processing control apparatus
US4161784A (en) * 1978-01-05 1979-07-17 Honeywell Information Systems, Inc. Microprogrammable floating point arithmetic unit capable of performing arithmetic operations on long and short operands

Also Published As

Publication number Publication date
ES487294A1 (es) 1980-08-01
WO1980001423A1 (en) 1980-07-10
IT7928442A0 (it) 1979-12-28
US4293907A (en) 1981-10-06
GB2050659B (en) 1983-05-18
GB2050659A (en) 1981-01-07
IT1127771B (it) 1986-05-21
FR2445555A1 (fr) 1980-07-25
CA1123959A (en) 1982-05-18
JPS55501075A (it) 1980-12-04
CH650600A5 (de) 1985-07-31
AU5406479A (en) 1980-07-10
AU542875B2 (en) 1985-03-21
BE880888A (fr) 1980-04-16
FR2445555B1 (fr) 1986-07-18
SE424114B (sv) 1982-06-28
SE8005989L (sv) 1980-08-27

Similar Documents

Publication Publication Date Title
NL7920197A (nl) Informatieverwerkende inrichting met een op-code verlengd register.
US4258419A (en) Data processing apparatus providing variable operand width operation
US7219215B2 (en) Data processing apparatus and method for moving data elements between specified registers and a continuous block of memory
Kuehn et al. The Horizon supercomputing system: architecture and software
US7822947B2 (en) Aliasing data processing registers
US4524416A (en) Stack mechanism with the ability to dynamically alter the size of a stack in a data processing system
US3983539A (en) Polymorphic programmable units employing plural levels of sub-instruction sets
US4799149A (en) Hybrid associative memory composed of a non-associative basic storage and an associative surface, as well as method for searching and sorting data stored in such a hybrid associative memory
US20050198473A1 (en) Multiplexing operations in SIMD processing
US5522051A (en) Method and apparatus for stack manipulation in a pipelined processor
US3983541A (en) Polymorphic programmable units employing plural levels of phased sub-instruction sets
BR102020019657A2 (pt) aparelhos, métodos e sistemas para instruções de um acelerador de operações de matriz
TWI461910B (zh) 用於依照組態資訊執行原子記憶體操作之記憶體及方法
US20060150170A1 (en) Methods and apparatus for automated generation of abbreviated instruction set and configurable processor architecture
US20050125647A1 (en) Endianess compensation within a SIMD data processing system
US20050125636A1 (en) Vector by scalar operations
US7210023B2 (en) Data processing apparatus and method for moving data between registers and memory in response to an access instruction having an alignment specifier identifying an alignment to be associated with a start address
US20050125639A1 (en) Table lookup operation within a data processing system
US3701977A (en) General purpose digital computer
US4240142A (en) Data processing apparatus providing autoincrementing of memory pointer registers
CN1662904A (zh) 具有级联simd结构的数字信号处理器
US20050125631A1 (en) Data element size control within parallel lanes of processing
CN110321165A (zh) 复数向量融合乘加和复数向量乘法的高效实现
US4250545A (en) Data processing apparatus providing autoloading of memory pointer registers
US20050125638A1 (en) Data shift operations