KR970050835A - Adaptive Equalizer with Variable Training Rows in Digital Video Cassette Recorder - Google Patents
Adaptive Equalizer with Variable Training Rows in Digital Video Cassette Recorder Download PDFInfo
- Publication number
- KR970050835A KR970050835A KR1019950060920A KR19950060920A KR970050835A KR 970050835 A KR970050835 A KR 970050835A KR 1019950060920 A KR1019950060920 A KR 1019950060920A KR 19950060920 A KR19950060920 A KR 19950060920A KR 970050835 A KR970050835 A KR 970050835A
- Authority
- KR
- South Korea
- Prior art keywords
- preamble
- outputting
- signal
- data
- synchronization signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10268—Improvement or modification of read or write signals bit detection or demodulation methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10481—Improvement or modification of read or write signals optimisation methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/22—Signal processing not specific to the method of recording or reproducing; Circuits therefor for reducing distortions
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
본 발명은 디지털 비디오 카세트 레코더에 관한 것으로서, 입력 신호(6)를 변환 계수(14)에 따라 등화하여 출력하는 피드 포워드부(1)와; 상기 피드 포워드부(1)의 출력의 레벨을 경정하여 검출 데이터(5)로서 출력하는 데이터 결정부(3)와; 상기 검출 데이터(5)로서 출력하는 데이터 결정부(3)와; 상기 검출 데이터(5)로부터 프리 엠블을 검출하여 동기 신호(10)를 선택적으로 출력하는 프리 엠블 검출부(9)와; 상기 동기 신호(10)의 입력에 따라 트랙의 프리 엠블을 훈련 데이터(11)로서 순차적으로 출력하는 프리 엠블 발생부(8)와; 상기 동기 신호(10)에 따라 스위칭되어 검출 데이터(5) 또는 훈련 데이터(11)를 선택적으로 출력하는 기준 신호 스위칭부(2)와; 상기 스위칭부(2)의 출력과 피드 포워드부(1)의 출력간의 차를 계산하여 오차 신호(7)로서 출력하는 에러 계산부(4)와; 상기 동기 신호(10)를 적응 시작 신호(12)로 입력하여 적응 시작 신호 및 오차 신호(7)에 따른 상기 변환 계수(14)를 출력하는 계수 적응부(13)를 구비한다.The present invention relates to a digital video cassette recorder, comprising: a feed forward section (1) for equalizing and outputting an input signal (6) in accordance with a transform coefficient (14); A data determination section (3) for determining the level of the output of the feed forward section (1) and outputting it as detection data (5); A data determination unit 3 outputting the detection data 5; A preamble detection unit (9) for detecting a preamble from the detection data (5) and selectively outputting a synchronization signal (10); A preamble generator (8) for sequentially outputting the preamble of the track as training data (11) in accordance with the input of the synchronization signal (10); A reference signal switching unit (2) for switching in accordance with the synchronization signal (10) to selectively output detection data (5) or training data (11); An error calculator (4) for calculating the difference between the output of the switching section (2) and the output of the feed forward section (1) and outputting it as an error signal (7); And a coefficient adaptation unit 13 for inputting the synchronization signal 10 as an adaptation start signal 12 and outputting the conversion coefficient 14 according to the adaptation start signal and the error signal 7.
따라서, 본 발명은 디지털 VCR에서 특정 훈련 기간 및 훈련열을 둘 필요가 없이 적응형 등화기의 구조를 가지므로 고정형 등화기에 비해 성능 향상되며, 적응형 등화기의 구조가 간단하게 되는 효과가 있다.Therefore, the present invention has the structure of the adaptive equalizer without having to put a specific training period and training sequence in the digital VCR, so that the performance is improved compared to the fixed equalizer, and the structure of the adaptive equalizer is simplified.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명에 따른 디지털 비디오 카세트 레코더에서 가변 훈련열을 갖는 적응형 등화기의 블록도.1 is a block diagram of an adaptive equalizer with a variable training sequence in a digital video cassette recorder in accordance with the present invention.
제2도는 본 발명에 따른 디지털 비디오 카세트 레코더에서 가변 훈련열을 갖는 적응형 등화기에 입력되는 신호의 상태를 도시한 도면.2 shows a state of a signal input to an adaptive equalizer having a variable training sequence in a digital video cassette recorder according to the present invention.
제3도는 본 발명에 따른 디지털 비디오 카세트 레코더에서 가변 훈련열을 갖는 적응형 등화기에 구성되는 프리엠블 검출부의 블록도.3 is a block diagram of a preamble detection unit configured in an adaptive equalizer having a variable training sequence in a digital video cassette recorder according to the present invention.
제4도는 본 발명에 따른 디지털 비디오 카세트 레코더에서 가변 훈련열을 갖는 적응형 등화기에 구성되는 프리엠블 발생부의 블록도.4 is a block diagram of a preamble generation unit configured in an adaptive equalizer having a variable training sequence in a digital video cassette recorder according to the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1 : 피드 포워드부 2 : 기준 신호 스위칭부1: feed forward part 2: reference signal switching part
3 : 데이터 결정부 4 : 에러 계산부3: data determining unit 4: error calculating unit
8 : 프리 엠블 발생부 9 : 프리 엠블 검출부8: preamble generating unit 9: preamble detecting unit
Claims (3)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950060920A KR100202392B1 (en) | 1995-12-28 | 1995-12-28 | Adaptive equalizer with variable training array in a digital video cassette recorder |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019950060920A KR100202392B1 (en) | 1995-12-28 | 1995-12-28 | Adaptive equalizer with variable training array in a digital video cassette recorder |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR970050835A true KR970050835A (en) | 1997-07-29 |
| KR100202392B1 KR100202392B1 (en) | 1999-06-15 |
Family
ID=19445683
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019950060920A KR100202392B1 (en) | 1995-12-28 | 1995-12-28 | Adaptive equalizer with variable training array in a digital video cassette recorder |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR100202392B1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20000020797A (en) * | 1998-09-24 | 2000-04-15 | 전주범 | Apparatus for automatically loading coefficient |
-
1995
- 1995-12-28 KR KR1019950060920A patent/KR100202392B1/en not_active IP Right Cessation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20000020797A (en) * | 1998-09-24 | 2000-04-15 | 전주범 | Apparatus for automatically loading coefficient |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100202392B1 (en) | 1999-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0847199A4 (en) | ||
| KR960035582A (en) | Asymmetric signal detector and signal reproducing device using the same | |
| KR930020411A (en) | Playback data processing circuit of disc player | |
| KR970050835A (en) | Adaptive Equalizer with Variable Training Rows in Digital Video Cassette Recorder | |
| KR940022229A (en) | Sync signal generator | |
| MX9801213A (en) | Method and device for encoding seamless-connection of telecine-converted video data. | |
| KR970078188A (en) | Digital signal multiplexing schedule verification method and device and digital signal multiplexing device | |
| JPH06132923A (en) | Digital data receiving circuit | |
| KR100226855B1 (en) | Device for detecting sync. signals of a dvcr | |
| KR960038757A (en) | Image signal processing device for skew compensation and noise reduction | |
| KR0141204B1 (en) | Sync. signal detection apparatus of digital replay system and data convert apparatus | |
| KR960015652A (en) | Device for extracting selected composite video signal from time division multiplexed video signal | |
| KR940026914A (en) | Signal reproduction device | |
| KR970031825A (en) | Data field sync signal and ghost cancellation reference signal generator | |
| KR960032433A (en) | Data processing method and apparatus of digital reproduction system | |
| KR960025554A (en) | NTSC / PAL-M discrimination circuit and broadcasting method discrimination method | |
| KR970007855A (en) | Digital V's Tracking Control | |
| KR950001701A (en) | Output device of voice multiple flexible accompaniment system | |
| KR960043875A (en) | Symbol clock recovery circuit | |
| KR980004783A (en) | Digital Signal Processing Equipment | |
| KR970009249A (en) | Image signal processing device for automatic channel search and memory | |
| KR970029460A (en) | V-Cal device that has the function to select when copying karaoke | |
| JPH10262223A (en) | Data reproducing device for multiplexed tex video signal | |
| KR910008669A (en) | Track Jump Control Circuit | |
| JPH0982034A (en) | Method and circuit for cancellation of bit slip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20030312 Year of fee payment: 5 |
|
| LAPS | Lapse due to unpaid annual fee |