KR950028014A - 액정표시소자용 박막트랜지스터 제조방법 - Google Patents

액정표시소자용 박막트랜지스터 제조방법 Download PDF

Info

Publication number
KR950028014A
KR950028014A KR1019940005869A KR19940005869A KR950028014A KR 950028014 A KR950028014 A KR 950028014A KR 1019940005869 A KR1019940005869 A KR 1019940005869A KR 19940005869 A KR19940005869 A KR 19940005869A KR 950028014 A KR950028014 A KR 950028014A
Authority
KR
South Korea
Prior art keywords
thin film
film transistor
active layer
driving circuit
pixel
Prior art date
Application number
KR1019940005869A
Other languages
English (en)
Other versions
KR970006264B1 (en
Inventor
양명수
Original Assignee
이헌조
엘지전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 엘지전자 주식회사 filed Critical 이헌조
Priority to KR94005869A priority Critical patent/KR970006264B1/ko
Publication of KR950028014A publication Critical patent/KR950028014A/ko
Application granted granted Critical
Publication of KR970006264B1 publication Critical patent/KR970006264B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1237Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a different composition, shape, layout or thickness of the gate insulator in different devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1229Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with different crystal properties within a device or between different devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)

Abstract

본 발명은 액정표시소자용 박막트랜지스터 제조방법에 관한 것으로, 게이트와 소오스간의 커패시턴스를 줄여 화소부의 플릭커현상을 없애고 구동회로부의 구동주파수를 높이며, 활성층과 게이트절연막 사이의 계면특성을 좋게 하기 위한 것이다. 본 발명은 구동회로부 영역 및 화소부 영역을 포함하는 투명절연기판위에 열화학기상증착법에 의해 비정질실리콘을 증착하는 공정과, 상기 비정질실리콘층을 패터닝하여 구동회로부 박막트랜지스터의 활성층패턴 및 화소부 박막트랜지스터의 활성층패턴을 형성하는 공정, 상기 구동회로부 박막트랜지스터의 활성층패턴을 레이저 어닐링에 의해 선택적으로 결정화하는 공정, 상기 구동회로부 박막트랜지스터의 활성층패턴을 포함한 구동회로부 영역 상부에만 선택적으로 산화막을 증착하여 제1게이트 절연막을 형성하는 공정, 상기 구동회로부 박막트랜지스터의 활성층패턴 및 화소부 박막트랜지스터의 활성층패턴을 수소화하여 구동회로부 박막트랜지스터의 다결정수소화실리콘 활성층 및 화소부 박막트랜지스터의 비정질수소화실리콘 활성층을 형성하는 공정, 상기 구동회로부 박막 트랜지스터의 활성층 및 화소부 박막트랜지스터 활성층을 포함한 기판 전면에 SiNx막을 증착하여 제2게이트절연막을 형성하는 공정, 상기 제2게이트절연막위에 산화막을 증착하여 제3게이트절연막을 형성하는 공정 상기 제3게이트절연막상의 상기 구동회로부 박막트랜지스터 활성층 및 화소부 박막트랜지스터 활성층 상부에 각각 게이트전극을 형성하는 공정, 상기 게이트전극을 마스크로 하여 상기 구동회로부 박막트랜지스터 활성층 및 화소부 박막트랜지스터 활성층에 불순물이온을 주입하여 소오스 및 드레인영역을 형성하는 공정을 포함하는 것을 특징으로 하는 액정표시소자용 박막트랜지스터 제조방법을 제공한다.

Description

액정표시소자용 박막트랜지스터 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명에 액정표시소자용 박막트랜지스터 제조방법을 도시한 공정순서도.

Claims (3)

  1. 구동회로부 영역 및 화소부 영역을 포함하는 투명절연기판위에 열화학기상증착법에 의해 비정질실리콘을 증착하는 공정과, 상기 비정질실리콘층을 패터닝하여 구동회로부 박막트랜지스터의 활성층패턴 및 화소부 박막트랜지스터의 활성층패턴을 형성하는 공정, 상기 구동회로부 박막트랜지스터의 활성층패턴을 레이저 어닐링에 의해 선택적으로 결정화하는 공정, 상기 구동회로부 박막트랜지스터의 활성층패턴을 포함한 구동회로부 영역 상부에만 선택적으로 산화막을 증착하여 제1게이트 절연막을 형성하는 공정, 상기 구동회로부 박막트랜지스터의 활성층패턴 및 화소부 박막트랜지스터의 활성층패턴을 수소화하여 구동회로부 박막트랜지스터의 다결정수소화실리콘 활성층 및 화소부 박막트랜지스터의 비정질수소화실리콘 활성층을 형성하는 공정, 상기 구동회로부 박막트랜지스터의 활성층 및 화소부 박막트랜지스터 활성층을 포함한 기판 전면에 SiNx막을 증착하여 제2게이트절연막을 형성하는 공정, 상기 제2게이트절연막위에 산화막을 증착하여 제3게이트절연막을 형성하는 공정 상기 제3게이트절연막상의 상기 구동회로부 박막트랜지스터 활성층 및 화소부 박막트랜지스터 활성층 상부에 각가 게이트전극을 형성하는 공정, 상기 게이트전극을 마스크로 하여 상기 구동회로부 박막트랜지스터 활성층 및 화소부 박막트랜지스터 활성층에 불순물이온을 주입하여 소오스 및 드레인영역을 형성하는 공정을 포함하는 것을 특징으로 하는 액정표시소자용 박막트랜지스터 제조방법.
  2. 제1항에 있어서, 상기 열화학기상증착법에 의해 형성되는 비정질실리콘막의 수소함량은 1-5atom%이하이고, 표면거칠기는 20Å 이하임을 특징으로 하는 액정표시소자용 박막트랜지스터 제조방법.
  3. 제1항에 있어서, 상기 소오스 및 드레인영역을 형성하는 공정후에 상기 게이트절연막상에 층간절연막을 형성하는 공정과, 상기 층간절연막 및 게이트절연막을 선택적으로 식각하여 상기 소오스 및 드레인영역을 노출시키는 콘택홀을 형성하는 공정, 상기 층간절연막상에 상기 콘택홀을 통해 상기 소오스 및 드레인영역과 접속되는 소오스 및 드레인 금속전극을 형성하는 공정이 더 포함되는 것을 특징으로 하는 액정표시소자용 박막트랜지스터 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR94005869A 1994-03-23 1994-03-23 Fabrication method of tft KR970006264B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR94005869A KR970006264B1 (en) 1994-03-23 1994-03-23 Fabrication method of tft

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR94005869A KR970006264B1 (en) 1994-03-23 1994-03-23 Fabrication method of tft

Publications (2)

Publication Number Publication Date
KR950028014A true KR950028014A (ko) 1995-10-18
KR970006264B1 KR970006264B1 (en) 1997-04-25

Family

ID=19379469

Family Applications (1)

Application Number Title Priority Date Filing Date
KR94005869A KR970006264B1 (en) 1994-03-23 1994-03-23 Fabrication method of tft

Country Status (1)

Country Link
KR (1) KR970006264B1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100355713B1 (ko) * 1999-05-28 2002-10-12 삼성전자 주식회사 탑 게이트 방식 티에프티 엘시디 및 제조방법

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100355713B1 (ko) * 1999-05-28 2002-10-12 삼성전자 주식회사 탑 게이트 방식 티에프티 엘시디 및 제조방법

Also Published As

Publication number Publication date
KR970006264B1 (en) 1997-04-25

Similar Documents

Publication Publication Date Title
US5913113A (en) Method for fabricating a thin film transistor of a liquid crystal display device
KR950034848A (ko) 박막트랜지스터 및 그 제조방법
KR970022414A (ko) 액정표시 소자의 제조방법
JP3296975B2 (ja) 薄膜トランジスタ及びその製造方法
KR100272272B1 (ko) 박막 트랜지스터 및 그의 제조방법
KR100328126B1 (ko) 트렌치게이트구조를갖는다결정실리콘박막트랜지스터의제조방법
JP2621619B2 (ja) 薄膜トランジスタの製造方法
KR950028014A (ko) 액정표시소자용 박막트랜지스터 제조방법
KR100351869B1 (ko) 회로내장티에프티-엘씨디제조방법
KR950028011A (ko) 액정표시소자용 박막트랜지스터 제조방법
KR970054502A (ko) 수직형 박막트랜지스터와 그 제조방법, 및 이를 이용한 초박막액정표시소자용 화소 어레이
KR100304911B1 (ko) 박막트랜지스터제조방법
KR970008662A (ko) 박막트랜지스터 제조방법
KR100421906B1 (ko) 다결정화 방법과 이를 이용한 액정표시장치 제조방법
KR960042176A (ko) 액정표시 장치의 박막 트랜지스터 제조방법
KR940010306A (ko) 박막트랜지스터 제조방법
KR940012653A (ko) 박막트랜지스터 제조방법
KR950033617A (ko) 액정표시장치의 제조방법
KR950030274A (ko) 비정질실리콘 박막트랜지스터 제조방법
KR19990080890A (ko) 박막트랜지스터 제조방법
KR960035905A (ko) 드레인 오프셋 구조의 박막 트랜지스터 제조 방법
KR950033616A (ko) 액정표시소자 제조방법
KR950034457A (ko) 박막트랜지스터 제조방법
KR950028016A (ko) 박막트랜지스터의 제조방법
KR950030276A (ko) 박막트랜지스터 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120628

Year of fee payment: 16

FPAY Annual fee payment

Payment date: 20130619

Year of fee payment: 17

EXPY Expiration of term