KR950007273A - Broadband Automatic Gain Control System for European Stereo - Google Patents

Broadband Automatic Gain Control System for European Stereo Download PDF

Info

Publication number
KR950007273A
KR950007273A KR1019930015773A KR930015773A KR950007273A KR 950007273 A KR950007273 A KR 950007273A KR 1019930015773 A KR1019930015773 A KR 1019930015773A KR 930015773 A KR930015773 A KR 930015773A KR 950007273 A KR950007273 A KR 950007273A
Authority
KR
South Korea
Prior art keywords
unit
amplifier
sound
resistor
signal
Prior art date
Application number
KR1019930015773A
Other languages
Korean (ko)
Other versions
KR960005684B1 (en
Inventor
도광록
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019930015773A priority Critical patent/KR960005684B1/en
Publication of KR950007273A publication Critical patent/KR950007273A/en
Application granted granted Critical
Publication of KR960005684B1 publication Critical patent/KR960005684B1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G3/00Gain control in amplifiers or frequency changers
    • H03G3/20Automatic control
    • H03G3/30Automatic control in amplifiers having semiconductor devices
    • H03G3/3036Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G1/00Details of arrangements for controlling amplification
    • H03G1/0005Circuits characterised by the type of controlling devices operated by a controlling current or voltage signal
    • H03G1/0017Circuits characterised by the type of controlling devices operated by a controlling current or voltage signal the device being at least one of the amplifying solid state elements of the amplifier
    • H03G1/0023Circuits characterised by the type of controlling devices operated by a controlling current or voltage signal the device being at least one of the amplifying solid state elements of the amplifier in emitter-coupled or cascode amplifiers

Landscapes

  • Stereo-Broadcasting Methods (AREA)
  • Circuits Of Receivers In General (AREA)

Abstract

본 발명은 유럽향 스테레오의 광대역 자동이득 제어장치에 관한 것으로, 에프엠 사운드 캐리어의 간섭을 방지하기 위한 에프엠 사운드 트랩부(10)와, 상기 에프엠 사운드 트랩부(10)의 출력을 증폭시키기 위한 증폭부(30)와, 니캠 신호 처리부(40) 및 상기 에프엠 사운드 트랩부(10)와 상기 증폭부(30)사이에 상기 에프엠 사운드 트랩부(10)의 출력 신호중 고주파 노이즈 및 칼라 캐리어 성분을 제거하기 위한 필터부(20)을 구비하여, 상기 니캠 신호 처리부(40)의 자동이득전압을 상기 증폭부(30)로 피드백시켜 상기 증폭부(30)의 이득을 제어함으로써, 에프엠 캐리어에 의한 영향을 배제할 수 있고, 에프엠 캐리어의 규준편차에서 벗어남으로써 발생하는 디지털 캐리어의 열화를 방지할 수 있으며, 광대역에 적용할 수 있기 때문에 어떠한 지역에서도 디지털 에러가 없는 양질의 사운드를 청취할 수 있는 효과가 있다.The present invention relates to a wideband automatic gain control apparatus for a European stereo, and includes an FM sound trap unit 10 for preventing interference of the FM sound carrier, and an amplifier for amplifying the output of the FM sound trap unit 10. And a high frequency noise and color carrier component of the output signal of the FM sound trap unit 10 between the KNICAM signal processor 40 and the FM sound trap unit 10 and the amplifier unit 30. The filter unit 20 is provided to feed back the automatic gain voltage of the knee cam signal processing unit 40 to the amplifying unit 30 to control the gain of the amplifying unit 30, thereby eliminating the influence of the FM carrier. It is possible to prevent the deterioration of the digital carrier caused by deviation from the standard deviation of the FM carrier, and because it can be applied to broadband, digital error in any region The effect is that you can hear good quality sound.

Description

유럽향 스테레오의 광대역 자동이득 제어장치Broadband Automatic Gain Control System for European Stereo

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제5도는 본 발명에 의한 유럽향 스테레오의 광대역 자동이득 제어장치의 회로도5 is a circuit diagram of a broadband automatic gain control device for stereo in Europe according to the present invention.

Claims (4)

에프엠 사운드 캐리어의 간섭을 방지하기 위한 에프엠 사운드 트랩부(10)와, 상기 에프엠 사운드 트랩부(10)의 출력을 광 대역 이득값을 갖도록 증폭시키기 위한 증폭부(30)와, 상기 증폭부(30)에서 입력되는 신호로부터 니캠신호를 복조하며, 자동이득전압을 상기 증폭부(30)로 피드백시켜 상기 증폭부(30)의 이득을 제어하는 니캠 신호 처리부(40)를 구비하여 이루어지는 것을 특징으로 하는 유럽향 스테레오의 광대역 자동이득 제어장치.FM sound trap unit 10 for preventing interference of the FM sound carrier, an amplifier unit for amplifying the output of the FM sound trap unit 10 to have a wide band gain value, and the amplifier unit 30 And a knee cam signal processor 40 for demodulating the knee signal from the signal input from the N-signal and feeding back the automatic gain voltage to the amplifier 30 to control the gain of the amplifier 30. Broadband automatic gain control device for European stereos. 제1항에 있어서, 상기 에프엠 사운드 트랩부(10)와 상기 증폭부(30) 사이에 상기 에프엠 사운드 트랩부(10)의 출력 신호중 고주파 노이즈 및 칼라 캐리어 성분을 제거하기 위한 필터부(20)을 구비하여 이루어지는 것을 특징으로 하는 유럽향 스테레오의 광대역 자동이득 제어장치.The filter unit 20 of claim 1, wherein a filter unit 20 is disposed between the FM sound trap unit 10 and the amplifying unit 30 to remove high frequency noise and color carrier components from the output signals of the FM sound trap unit 10. European wideband automatic gain control device characterized in that it comprises a. 제1항에 있어서, 상기 에프엠 사운드 트랩부(10)는, 사운드 중간주파신호 신호입력단과 연결된 캐패시터 C7가 저항 R8을 통해 전원전압(Vcc)과 연결됨과 동시에 저항 R9에 연결되고, 일측이 접지(GND)됨과 동시에 타측이 저항R10과 연결된 5.5MHz 에프엠 캐리어 트랩용 수정발진기 Z01가 상기 저항 R9와 연결되며, 에미터가 일측이 접지(GND)된 저항 R11과 연결되며 콜렉터가 전원전압(Vcc)에 연결된 제1트랜지스터 Q1의 베이스가 일측이 접지된 저항 R10과 상기 저항 R9과 연결되어 이루어지는 것을 특징으로 하는 유럽향 스테레오의 광대역 자동이득 제어장치.According to claim 1, wherein the FM sound trap unit 10, the capacitor C7 connected to the sound intermediate frequency signal signal input terminal is connected to the resistor R9 at the same time as the power supply voltage (Vcc) through the resistor R8, one side is ground ( At the same time, the crystal oscillator Z01 for the 5.5 MHz FM carrier trap connected to the resistor R10 at the other side is connected to the resistor R9, the emitter is connected to the resistor R11 at the ground (GND), and the collector is connected to the power supply voltage (Vcc). And the base of the connected first transistor Q1 is connected to a resistor R10 having one side grounded and the resistor R9. 제1항에 있어서, 상기 증폭부(30)는 상기 에프엠 사운드 트랩부(10)로부터 전송된 신호를 증폭시키기 위한 제1증폭기 A1와, 상기 니캠 복조부(40)로부터 자동이득 제어된 신호를 피드백 받아 상기 제1증폭기 A1로 보내는 버퍼용 제2증폭기 A2를 구비하여 이루어지는 것을 특징으로 하는 유럽향 스테레오의 광대역 자동이득 제어장치.2. The amplifier of claim 1, wherein the amplifier 30 feeds back a first amplifier A1 for amplifying a signal transmitted from the FM sound trap unit 10 and a signal automatically controlled from the knee cam demodulator 40. And a second amplifier A2 for buffer, which receives the first amplifier A1 and sends the buffer to the first amplifier A1. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930015773A 1993-08-14 1993-08-14 Agc for stereo KR960005684B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930015773A KR960005684B1 (en) 1993-08-14 1993-08-14 Agc for stereo

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930015773A KR960005684B1 (en) 1993-08-14 1993-08-14 Agc for stereo

Publications (2)

Publication Number Publication Date
KR950007273A true KR950007273A (en) 1995-03-21
KR960005684B1 KR960005684B1 (en) 1996-04-30

Family

ID=19361279

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930015773A KR960005684B1 (en) 1993-08-14 1993-08-14 Agc for stereo

Country Status (1)

Country Link
KR (1) KR960005684B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100382653B1 (en) * 2001-03-28 2003-05-09 삼성전자주식회사 Automatic gain control system for operating based on desired signal
KR20190045845A (en) * 2017-10-24 2019-05-03 린나이코리아 주식회사 Clothes Dryer

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100484646B1 (en) 2002-09-27 2005-04-20 삼성에스디아이 주식회사 Plasma display panel

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100382653B1 (en) * 2001-03-28 2003-05-09 삼성전자주식회사 Automatic gain control system for operating based on desired signal
KR20190045845A (en) * 2017-10-24 2019-05-03 린나이코리아 주식회사 Clothes Dryer

Also Published As

Publication number Publication date
KR960005684B1 (en) 1996-04-30

Similar Documents

Publication Publication Date Title
US4856084A (en) Noise blanking system for an AM radio receiver
JPS5816653B2 (en) FM receiver pulse noise removal device
US4398060A (en) Muting circuit for an FM radio receiver
US5170489A (en) Noise blanker with continuous wave interference compensation
US4654885A (en) Mobile radio range extender with saw filter
KR950007273A (en) Broadband Automatic Gain Control System for European Stereo
US3623144A (en) Impulse noise-blanking system employing field effect transistors
US6157269A (en) Local oscillator noise rejection circuit
CA2035820C (en) Amplifier circuit having feedback circuit
KR0122899Y1 (en) Preposition amplifying circuit having automatic gain control
KR940006172B1 (en) Image signal inter-frequency processing system
JPS5916451B2 (en) FM receiver
EP1231708B1 (en) Self compensating amplifier and driver for broadcast data receiver
KR200234706Y1 (en) Abnormal oscillation elimination circuit of tuner
JPH0514590Y2 (en)
KR960004406Y1 (en) Satellite receiver
JPS5924225Y2 (en) Muting circuit of television receiver
JPS60226220A (en) Fm muting circuit
US4309724A (en) Dual time constant AFC filter
KR200282002Y1 (en) High Frequency Gain Compensation Booster Circuit
JPS635315Y2 (en)
KR0133662Y1 (en) Junction circuit of mid-frequency of a tuner
KR930007449Y1 (en) Voice eliminating circuit using image signal discriminator of tv
KR200193387Y1 (en) Mute circuit of audio apparatus
KR940005341Y1 (en) Output amplifying circuit for detecting image mid-frequency in visual device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080319

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee