KR930015361A - 디지탈 발진기 - Google Patents

디지탈 발진기 Download PDF

Info

Publication number
KR930015361A
KR930015361A KR1019920020060A KR920020060A KR930015361A KR 930015361 A KR930015361 A KR 930015361A KR 1019920020060 A KR1019920020060 A KR 1019920020060A KR 920020060 A KR920020060 A KR 920020060A KR 930015361 A KR930015361 A KR 930015361A
Authority
KR
South Korea
Prior art keywords
input
signal
stage
adder
digital
Prior art date
Application number
KR1019920020060A
Other languages
English (en)
Other versions
KR100254127B1 (ko
Inventor
니엔후이스 데트레프
보크트 로타르
Original Assignee
막스 가이어, 노르베르트 아일러스
블라우풍크트-베르케 게엠베하
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 막스 가이어, 노르베르트 아일러스, 블라우풍크트-베르케 게엠베하 filed Critical 막스 가이어, 노르베르트 아일러스
Publication of KR930015361A publication Critical patent/KR930015361A/ko
Application granted granted Critical
Publication of KR100254127B1 publication Critical patent/KR100254127B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J7/00—Automatic frequency control; Automatic scanning over a band of frequencies
    • H03J7/18—Automatic scanning over a band of frequencies
    • H03J7/183—Automatic scanning over a band of frequencies combined with selection between different stations transmitting the same programm, e.g. by analysis of the received signal strength
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H20/00—Arrangements for broadcast or for distribution combined with broadcast
    • H04H20/28—Arrangements for simultaneous broadcast of plural pieces of information
    • H04H20/33—Arrangements for simultaneous broadcast of plural pieces of information by plural channels
    • H04H20/34—Arrangements for simultaneous broadcast of plural pieces of information by plural channels using an out-of-band subcarrier signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H2201/00—Aspects of broadcast communication
    • H04H2201/10—Aspects of broadcast communication characterised by the type of broadcast system
    • H04H2201/13—Aspects of broadcast communication characterised by the type of broadcast system radio data system/radio broadcast data system [RDS/RBDS]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H40/00—Arrangements specially adapted for receiving broadcast information
    • H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
    • H04H40/27—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
    • H04H40/36—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving
    • H04H40/45—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving for FM stereophonic broadcast systems receiving
    • H04H40/54—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving for FM stereophonic broadcast systems receiving generating subcarriers

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Gyroscopes (AREA)
  • Measurement Of Mechanical Vibrations Or Ultrasonic Waves (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Transmitters (AREA)

Abstract

복잡한 발진기신호의 위상을 위상차에 의존하여 그 구성성분을 증가 또는 감소시켜 반복적으로 변동시킴으로써 디지탈입력신호에 동기화시키는 신규한 디지탈발진기를 개시한다.

Description

디지탈 발진기
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 디지탈발진기의 블록회로도이다.

Claims (2)

  1. 디지탈입력신호에 동기화될 수 있는 제어가능한 디지탈발진기에 있어서, 위상차의 부호에 의존하여 발진기 신호의 진폭을 반복적으로 증가 혹은 감소시키고, 90˚의 위상지연후 그 변동을, 두 신호값의 합이 미리 주어진 값(1+a)을 초과하거나(1-b)에 미달하도록 반복적으로 보상하는 것을 특징으로 하는 디지탈발진기.
  2. 제1항에 있어서, 제1가산단(16), 제1지연단(17), 제2가산단(18) 및 제2지연단(19)의 직렬회로와, 제2지연단(19)의 출력부로부터 제1가산단(16)의 제1입력부로의 피드 백루프와, 제1출력부(U2)가 상기 제1가산단(16)의 제2입력부와 연결되고 제2출력부(U1)는 상기 제2가산단(18)의 제2입력부와 연결되며, 제1입력부가 제1지연단(17)의 출력에 제2입력부가 제2지연단(19)의 출력부에 접속되어 있는 한편 제3입력부가 디지탈반송파신호와 발전기신호간의 위상차에 해당하는 신호를 공급하는 제어회로(14,15,20,21)를 구비하며, 상기 제어회로는 제1가산단(16)에서 위상차의 부호에 의존하여 그의 입력신호를 반복적으로 증가시키거나 감소시키고, 그 신호의 변동에 의존하여 제2가산단(18)의 입력신호를, 벡터합산된 두 지연단의 출력신호의 값이 미리 주어진 값(1+a)을 초과하거나(1-b)에 미달하도록 반복적으로 증가시키거나 감소시키는 것을 특징으로 하는 디지탈발진기.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920020060A 1991-12-05 1992-10-29 디지탈 발진기 KR100254127B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE4140132A DE4140132C2 (de) 1991-12-05 1991-12-05 Digitaler Oszillator
DEP4140132.8 1991-12-05

Publications (2)

Publication Number Publication Date
KR930015361A true KR930015361A (ko) 1993-07-24
KR100254127B1 KR100254127B1 (ko) 2000-04-15

Family

ID=6446355

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920020060A KR100254127B1 (ko) 1991-12-05 1992-10-29 디지탈 발진기

Country Status (7)

Country Link
US (1) US5355393A (ko)
EP (1) EP0545245B1 (ko)
JP (1) JP3391828B2 (ko)
KR (1) KR100254127B1 (ko)
AT (1) ATE136179T1 (ko)
DE (2) DE4140132C2 (ko)
ES (1) ES2086051T3 (ko)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10108110A1 (de) * 2001-02-21 2002-08-29 Philips Corp Intellectual Pty Empfänger und Verfahren zum anfänglichen Synchronisieren eines Empfängers auf die Trägerfrequenz eines gewünschten Kanals
DE10111402B4 (de) 2001-03-09 2006-01-19 Harman Becker Automotive Systems (Becker Division) Gmbh Verfahren und Phasenregelkreis zur Synchronisation auf einen in einem Nutzsignal enthaltenen Hilfsträger
US20070206712A1 (en) * 2002-03-11 2007-09-06 Stefan Gierl Phase-locked loop for synchronization with a subcarrier contained in an intelligence signal
DE10253509A1 (de) * 2002-11-16 2004-06-17 Robert Bosch Gmbh Verfahren und Vorrichtung zur Warnung des Fahrers eines Kraftfahrzeuges
US8712356B2 (en) * 2010-05-11 2014-04-29 Analog Devices, Inc. Apparatus and method for phase synchronization in radio frequency transmitters

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3789316A (en) * 1973-06-13 1974-01-29 Singer Co Sine-cosine frequency tracker
JPS5917916B2 (ja) * 1975-12-26 1984-04-24 日本電気株式会社 イソウドウキソウチ
US4030045A (en) * 1976-07-06 1977-06-14 International Telephone And Telegraph Corporation Digital double differential phase-locked loop
FR2368184A1 (fr) * 1976-10-18 1978-05-12 Ibm France Systeme de synchronisation de porteuse pour demodulateur de phase coherent
FR2431221A1 (fr) * 1978-07-13 1980-02-08 Cit Alcatel Generateur numerique d'ondes sinusoidales echantillonnees
US4344178A (en) * 1980-09-26 1982-08-10 Harris Corporation Costas loop QPSK demodulator
US4384357A (en) * 1981-04-03 1983-05-17 Canadian Patens & Development Limited Self-synchronization circuit for a FFSK or MSK demodulator
DE3119448C2 (de) * 1981-05-15 1984-10-11 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zur Erzeugung eines cosinusförmigen Signals und eines sinusförmigen Signals
US4495475A (en) * 1982-01-08 1985-01-22 Litton Systems, Inc. Residual mode phase locked loop
GB2124840A (en) * 1982-07-02 1984-02-22 Philips Electronic Associated Data demodulator for digital signals
IT1199705B (it) * 1986-12-05 1988-12-30 Gte Telecom Spa Procedimento e circuito per l'acquisizione del sincronismo di portante in demodulatori coerenti
DE3709523A1 (de) * 1987-03-23 1988-10-13 Bosch Gmbh Robert Rundfunkempfaenger mit mindestens einem verkehrsfunkdecoder
DE3716025A1 (de) * 1987-05-14 1988-12-01 Blaupunkt Werke Gmbh Digitaler demodulator
US4876542A (en) * 1988-01-25 1989-10-24 Motorola, Inc. Multiple output oversampling A/D converter with each output containing data and noise
DE3823552C2 (de) * 1988-07-12 1995-08-24 Blaupunkt Werke Gmbh Schaltungsanordnung zur Demodulation eines Hilfsträgers
DE4006654A1 (de) * 1990-03-03 1991-09-05 Philips Patentverwaltung Schaltungsanordnung zum detektieren von kennschwingungen
US5272730A (en) * 1991-12-20 1993-12-21 Vlsi Technology, Inc. Digital phase-locked loop filter

Also Published As

Publication number Publication date
US5355393A (en) 1994-10-11
ES2086051T3 (es) 1996-06-16
EP0545245A2 (de) 1993-06-09
DE59205844D1 (de) 1996-05-02
KR100254127B1 (ko) 2000-04-15
ATE136179T1 (de) 1996-04-15
DE4140132C2 (de) 1994-07-21
EP0545245A3 (en) 1993-11-03
JP3391828B2 (ja) 2003-03-31
JPH05252215A (ja) 1993-09-28
DE4140132A1 (de) 1993-06-09
EP0545245B1 (de) 1996-03-27

Similar Documents

Publication Publication Date Title
EP0493001A3 (en) A clock buffer with adjustable delay and fixed duty cycle output
KR900007189A (ko) 논리 집적회로
KR970072709A (ko) 주파수 체배회로
KR920704411A (ko) 전압 제어형 발진 회로 및 위상 동기 회로
KR930005352A (ko) 반도체 집적회로
KR890004576A (ko) 클럭신호 발생시스템
SE9301435D0 (sv) Digitalt styrd kristalloscillator
KR910002118A (ko) 디글리처(deglicher)를 지닌 높은 해상도용 표본 클록 발생기
KR860007835A (ko) 스케일링 회로
KR890013897A (ko) 고속 고정 전류감소 및 클램핑 회로를 구비한 위상 고정 루프
KR890005990A (ko) 샘플 레이트 변환 시스템
KR960012738A (ko) 저 전력 궤환 경로의 위상 동기 루프 및 작동 방법
KR930003584A (ko) 초 고주파 클럭 및 데이타 복구 회로를 위한 위상 검파기
KR960012737A (ko) 순간적으로 클럭 주파수를 쉬프트하는 위상 동기 회로(pll) 시스템 클럭 발생기
KR920022684A (ko) 고주파 위상 동기 루프용 주파수 제어 발진기
KR920702073A (ko) 고속 스위칭 주파수 합성기 및 이것의 스위칭 방법
KR860001637A (ko) 주파수 변환회로
KR950022154A (ko) 클록 신호 발생 회로
KR960702233A (ko) 다중 위상 동기 클럭 복원 회로(a multiple phase-lock-loop clock recovery circuit)
KR890003084A (ko) 병렬식 ac전력 시스템에서의 전원을 동기시키기 위한 회로 및 방법
KR960028380A (ko) 위상동기루프회로의 클럭지연보상 및 듀티제어 장치
US6275101B1 (en) Phase noise reduction circuits
KR930015361A (ko) 디지탈 발진기
KR910008964A (ko) 분할비율이 변화될 수 있는 주파수 분할회로
KR840002602A (ko) 인커밍 시그날에 따른 위상을 오실레이터에 인가하는 방법과 장치

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080117

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee