KR920015364A - 출력 버퍼회로 - Google Patents
출력 버퍼회로 Download PDFInfo
- Publication number
- KR920015364A KR920015364A KR1019920000327A KR920000327A KR920015364A KR 920015364 A KR920015364 A KR 920015364A KR 1019920000327 A KR1019920000327 A KR 1019920000327A KR 920000327 A KR920000327 A KR 920000327A KR 920015364 A KR920015364 A KR 920015364A
- Authority
- KR
- South Korea
- Prior art keywords
- level
- buffer circuit
- output buffer
- signal
- input signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018557—Coupling arrangements; Impedance matching circuits
- H03K19/018571—Coupling arrangements; Impedance matching circuits of complementary type, e.g. CMOS
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0289—Details of voltage level shifters arranged for use in a driving circuit
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Logic Circuits (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본원 발명의 일실시예를 나타낸 출력버퍼회로의 회로구성도.
Claims (1)
- 입력신호에 기초하여 이 입력신호의 레벨로 부터 변위하는 레벨을 가진 제1신호를 생성하는 제1수단과, 입력신호에 기초하여 이 입력신호의 레벨로 부터 변위하는 레벨을 가진 제2신호를 생성하는 제2수단과, 제1전압 및 제2전압을 출력하는 바이어스수단과, 상기 바이어스수단에 접속되고, 상기 제1및 제2신호에 따라 접지레벨과 전원전압 사이의 크기를 갖는 출력신호를 생성하는 출력단(出力段)으로 이루어지는 것을 특징으로 하는 출력 버퍼회로.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP03019568A JP3094469B2 (ja) | 1991-01-18 | 1991-01-18 | 出力バッファ回路 |
JP91-019568 | 1991-01-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR920015364A true KR920015364A (ko) | 1992-08-26 |
KR100225549B1 KR100225549B1 (ko) | 1999-10-15 |
Family
ID=12002900
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920000327A KR100225549B1 (ko) | 1991-01-18 | 1992-01-13 | 출력버퍼회로 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5276365A (ko) |
JP (1) | JP3094469B2 (ko) |
KR (1) | KR100225549B1 (ko) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5483176A (en) * | 1991-07-10 | 1996-01-09 | Dallas Semiconductor Corporation | Low power module |
US5461501A (en) * | 1992-10-08 | 1995-10-24 | Hitachi, Ltd. | Liquid crystal substrate having 3 metal layers with slits offset to block light from reaching the substrate |
US6686976B2 (en) | 1992-10-08 | 2004-02-03 | Hitachi, Ltd. | Liquid crystal light valve and projection type display using same |
US5574475A (en) * | 1993-10-18 | 1996-11-12 | Crystal Semiconductor Corporation | Signal driver circuit for liquid crystal displays |
US5703617A (en) * | 1993-10-18 | 1997-12-30 | Crystal Semiconductor | Signal driver circuit for liquid crystal displays |
JP2993462B2 (ja) * | 1997-04-18 | 1999-12-20 | 日本電気株式会社 | 出力バッファ回路 |
US6466062B2 (en) * | 1999-12-15 | 2002-10-15 | Texas Instruments Incorporated | Operational amplifier output stage |
WO2003015070A1 (fr) * | 2001-08-08 | 2003-02-20 | Sony Corporation | Procede d'excitation d'affichage, element d'affichage et affichage |
US20030063061A1 (en) * | 2001-09-28 | 2003-04-03 | Three-Five Systems | High contrast LCD microdisplay utilizing row select boostrap circuitry |
WO2006064822A1 (en) * | 2004-12-13 | 2006-06-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and electronic appliance using the same |
CN102448732B (zh) | 2009-04-03 | 2013-05-22 | 日本制纸株式会社 | 感热显色层用的涂布溶液和感热记录材料 |
US8967278B2 (en) | 2011-01-19 | 2015-03-03 | Nabors Canada | Collar assembly for breaking tubing hanger connections |
TWI580189B (zh) | 2011-12-23 | 2017-04-21 | 半導體能源研究所股份有限公司 | 位準位移電路及半導體積體電路 |
US8618857B2 (en) * | 2012-03-27 | 2013-12-31 | Monolithic Power Systems, Inc. | Delay circuit and associated method |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2133946B (en) * | 1983-01-14 | 1986-02-26 | Itt Ind Ltd | Memory output circuit |
US4663584B1 (en) * | 1985-06-10 | 1996-05-21 | Toshiba Kk | Intermediate potential generation circuit |
JPS635553A (ja) * | 1986-06-25 | 1988-01-11 | Fujitsu Ltd | バツフア回路 |
US4794283A (en) * | 1987-05-26 | 1988-12-27 | Motorola, Inc. | Edge sensitive level translating and rereferencing CMOS circuitry |
JPH0716158B2 (ja) * | 1988-05-13 | 1995-02-22 | 日本電気株式会社 | 出力回路およびそれを用いた論理回路 |
US5157281A (en) * | 1991-07-12 | 1992-10-20 | Texas Instruments Incorporated | Level-shifter circuit for integrated circuits |
-
1991
- 1991-01-18 JP JP03019568A patent/JP3094469B2/ja not_active Expired - Fee Related
-
1992
- 1992-01-13 KR KR1019920000327A patent/KR100225549B1/ko not_active IP Right Cessation
- 1992-01-21 US US07/822,950 patent/US5276365A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR100225549B1 (ko) | 1999-10-15 |
US5276365A (en) | 1994-01-04 |
JP3094469B2 (ja) | 2000-10-03 |
JPH04236516A (ja) | 1992-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940010463A (ko) | 저(low)전압 전력 공급원상에서 동작하는 전하 펌프 | |
KR880002184A (ko) | 테스트 회로를 갖는 반도체 장치 | |
KR890009068A (ko) | 레벨변환회로 | |
KR920015364A (ko) | 출력 버퍼회로 | |
KR910017773A (ko) | 버퍼 회로 | |
KR970002838A (ko) | 레벨 시프터 회로 | |
KR910005571A (ko) | 고속 cmos 차동인터페이스 회로 | |
KR930005365A (ko) | 차동, 고속, 저전력의 에미터 정합논리 대상보형 금속산화막반도체(ecl-cmos)변환기 | |
KR910013690A (ko) | 전류증폭회로 | |
KR930005232A (ko) | 반도체 집적회로 | |
KR910019422A (ko) | 이중 기능 입력 단자용 신호 클램프 장치 | |
KR920022711A (ko) | 고전압 발생회로 | |
KR880005741A (ko) | 증폭기 | |
KR890015244A (ko) | 디지탈 클립회로 | |
KR920007353A (ko) | 위상 검출기 | |
KR900001127A (ko) | 클램프회로 | |
KR880000961A (ko) | 영상 기억장치 | |
KR900008767A (ko) | 증폭기 회로 | |
KR920005460A (ko) | 증폭회로 | |
KR960036313A (ko) | 비교 회로 | |
KR920015728A (ko) | 전압레벨검출회로 | |
KR840000110A (ko) | 전력 증폭기 | |
KR950022035A (ko) | 기준전압을 이용한 링 발진기 | |
KR940017138A (ko) | 안정 펄스 발생기 | |
KR950022779A (ko) | 고주파 변조기의 비디오 클립회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20080626 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |