KR880012028A - 부호화 복호화 방법 - Google Patents

부호화 복호화 방법 Download PDF

Info

Publication number
KR880012028A
KR880012028A KR1019880001916A KR880001916A KR880012028A KR 880012028 A KR880012028 A KR 880012028A KR 1019880001916 A KR1019880001916 A KR 1019880001916A KR 880001916 A KR880001916 A KR 880001916A KR 880012028 A KR880012028 A KR 880012028A
Authority
KR
South Korea
Prior art keywords
syndrome
decoding method
decoding
information symbol
encoding
Prior art date
Application number
KR1019880001916A
Other languages
English (en)
Other versions
KR910005792B1 (ko
Inventor
요시아끼 오다
아쓰히로 야마기시
헤데오 요시다
도오루 이노우에
도시히사 니시지마
Original Assignee
시기 모리야
미쓰비시 뎅끼 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 시기 모리야, 미쓰비시 뎅끼 가부시끼가이샤 filed Critical 시기 모리야
Publication of KR880012028A publication Critical patent/KR880012028A/ko
Application granted granted Critical
Publication of KR910005792B1 publication Critical patent/KR910005792B1/ko

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

내용 없음

Description

부호화 복호화 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 일 실시예에 사용하는 신드롬 계산 회로도.
제2도는 본 발명의 복호화 동작의 플로우 챠트도.

Claims (3)

  1. 정보심볼에 기준한 신드롬을 계산하여 부호화 및 복호화 하는 방법에 있어서 단축화 부호에 있어 정보심볼이 전부 "0"의 정보를 부호화한 때 체크 심볼부가 "0"이 되지 않도록 어느 약속된 "0"이 아닌 정수를 정보심볼 계열에 부가하여 부호화 및 복호화를 실행하는 것을 특징으로 하는 부호화 복호화 방법.
  2. 제1항에 있어서 단축화 부호는 FG(2b)의 리드 솔로몬 부호일 것을 특징으로 하는 부호화 복호화 방법.
  3. 제1항에 있어서, 신드롬을 계산할 경우 프리세트 기능을 가진 신드롬 계산용 래지스터를 사용하여 상기 신드롬 계산용 래지스터가 "0"이 아닌 상태에서 신드롬 계산을 하여 부호화 및 복호화를 하는 것을 특징으로 하는 부호화 복호화 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019880001916A 1987-03-25 1988-02-24 부호화 복호화 방법 KR910005792B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP62069037A JPS63236416A (ja) 1987-03-25 1987-03-25 符号化復号化方法
JP62-69037 1987-03-25

Publications (2)

Publication Number Publication Date
KR880012028A true KR880012028A (ko) 1988-10-31
KR910005792B1 KR910005792B1 (ko) 1991-08-03

Family

ID=13390981

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880001916A KR910005792B1 (ko) 1987-03-25 1988-02-24 부호화 복호화 방법

Country Status (6)

Country Link
US (1) US4897839A (ko)
EP (1) EP0283686A3 (ko)
JP (1) JPS63236416A (ko)
KR (1) KR910005792B1 (ko)
CN (1) CN1009699B (ko)
CA (1) CA1296102C (ko)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE68920142T2 (de) * 1989-08-24 1995-07-13 Philips Electronics Nv Verfahren und Einrichtung zur Decodierung von wortgeschützten Codewörtern durch einen nichtbinären BCH-Code gegen mindestens einen Symbolfehler.
US5170399A (en) * 1989-08-30 1992-12-08 Idaho Research Foundation, Inc. Reed-Solomon Euclid algorithm decoder having a process configurable Euclid stack
GB2253974B (en) * 1991-03-22 1995-02-22 British Telecomm Convolutional coding
US5313475A (en) * 1991-10-31 1994-05-17 International Business Machines Corporation ECC function with self-contained high performance partial write or read/modify/write and parity look-ahead interface scheme
JP3234130B2 (ja) * 1995-05-30 2001-12-04 三菱電機株式会社 誤り訂正符号復号化方法およびこの方法を用いる回路
JPH113573A (ja) * 1997-04-15 1999-01-06 Mitsubishi Electric Corp 拡大リードソロモン符号の誤り訂正復号方法と誤り訂正復号装置、1次伸長拡大リードソロモン符号の誤り訂正方法と誤り訂正装置、および2次伸長拡大リードソロモン符号の誤り訂正方法と誤り訂正装置
US7444582B1 (en) * 2004-10-27 2008-10-28 Marvell International Ltd. Architecture and control of reed-solomon error-correction decoding
KR100871206B1 (ko) * 2004-12-22 2008-12-01 삼성전자주식회사 리드-솔로몬 부호의 복호 장치 및 방법
US7624333B2 (en) * 2005-09-29 2009-11-24 Agere Systems Inc. Method and apparatus for N+1 packet level mesh protection
CN100337906C (zh) * 2006-03-01 2007-09-19 浙江闰土股份有限公司 高污染低浓度废酸循环回用方法
JP4598711B2 (ja) * 2006-03-30 2010-12-15 富士通株式会社 誤り訂正装置
US8001449B2 (en) * 2007-07-27 2011-08-16 Yao-Chung Chang Syndrome-error mapping method for decoding linear and cyclic codes
TW200943741A (en) * 2008-04-10 2009-10-16 Univ Nat Chiao Tung Decoding method and device suitable for shortened BCH codes or Reed-Solomon codes
TWI387214B (zh) * 2009-02-03 2013-02-21 Silicon Motion Inc 糾錯碼的解碼方法及電路
US8990660B2 (en) 2010-09-13 2015-03-24 Freescale Semiconductor, Inc. Data processing system having end-to-end error correction and method therefor
US8566672B2 (en) 2011-03-22 2013-10-22 Freescale Semiconductor, Inc. Selective checkbit modification for error correction
US8607121B2 (en) 2011-04-29 2013-12-10 Freescale Semiconductor, Inc. Selective error detection and error correction for a memory interface
US8990657B2 (en) 2011-06-14 2015-03-24 Freescale Semiconductor, Inc. Selective masking for error correction
US8918707B2 (en) 2012-06-26 2014-12-23 Freescale Semiconductor, Inc. Codeword error injection via checkbit modification

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5854695B2 (ja) * 1977-06-20 1983-12-06 ケイディディ株式会社 信号制御方式
JPS56107399A (en) * 1980-01-29 1981-08-26 Matsushita Electric Ind Co Ltd Parity check system
CA1186763A (en) * 1981-04-20 1985-05-07 Masami Kato Consecutive identical digit suppression system in a digital communication system
US4494234A (en) * 1982-12-29 1985-01-15 International Business Machines Corporation On-the-fly multibyte error correcting system
JPS6073752A (ja) * 1983-09-29 1985-04-25 Sony Corp 2誤り訂正リ−ドソロモン符号のパリテイ生成回路
JPS60142430A (ja) * 1983-12-28 1985-07-27 Fujitsu Ltd 誤り訂正・検出装置
JPS6162234A (ja) * 1984-09-04 1986-03-31 Kokusai Denshin Denwa Co Ltd <Kdd> 誤り訂正符号復号方式
US4750179A (en) * 1986-05-02 1988-06-07 Lynch Communications Systems, Inc. Selective prevention of bipolar violation detection
US4747112A (en) * 1986-09-02 1988-05-24 Gte Communication Systems Corporation Decoding method for T1 line format for CCITT 32K bit per second ADPCM clear channel transmission and 64 KBPS clear channel transmission

Also Published As

Publication number Publication date
CN88101539A (zh) 1988-10-12
CA1296102C (en) 1992-02-18
EP0283686A2 (en) 1988-09-28
JPS63236416A (ja) 1988-10-03
US4897839A (en) 1990-01-30
KR910005792B1 (ko) 1991-08-03
EP0283686A3 (en) 1991-07-31
CN1009699B (zh) 1990-09-19

Similar Documents

Publication Publication Date Title
KR880012028A (ko) 부호화 복호화 방법
KR930022752A (ko) 입력 데이타 인코딩 방법 및 장치와, 데이타 함유 신호 처리 방법 및 장치
KR970700957A (ko) 인코더/디코더 시스템용 콤팩트 소오스 코딩 테이블(Compact Source Coding Tables For Encoder/Decoder System)
KR960016165A (ko) 동화상(動畵像) 부호화 방법(符號化方法) 및 동화상(動畵像) 복호방법(復號方法)
SE8605236L (sv) Forfarande for att avkoda felkorrigerande blockkoder
JPS54116149A (en) Coder and decoder system
KR910005591A (ko) 적응양자화 부호화 복호화기
CA2090166A1 (en) Multilevel coding using trellis-coded modulation and reed-solomon codes
WO1995024769A3 (en) Universal reed-solomon coder/encoder
KR900012443A (ko) 부호화 방식
KR900701100A (ko) 가변길이 코드워드 엔코딩 및 디코딩 방법과 이 방법 수행을 위한 엔코딩 및 디코딩 장치
EP0402058A3 (en) Predictive decoding device correcting code errors
EP1067694A3 (en) Data compression
KR900008785A (ko) Bch부호의 복호장치
ATE219307T1 (de) Verfahren und vorrichtung zur decodierung von faltungscodes
KR830010422A (ko) 에러정 정부호화 방법
KR900003868A (ko) 디지탈데이터변복조회로와 디지탈데이터변조방법
WO1999051036A3 (en) Modifying data which has been coded
KR920007363A (ko) 2진부호 홀러리즈(bch)디코더에서의 신드롬 계산회로
ATE87763T1 (de) Dekodierungsschaltung.
SU677123A1 (ru) Устройство дл мажоритарного декодировани циклических кодов при трехкратном повторении комбинации
KR890012477A (ko) 팩시밀리의 부호화 방식
JPS56111349A (en) Encoding and decoding method
Hashimoto Further results on the performance of erasure-and-error decoding rules
KR920014172A (ko) 팩시밀리 데이타 전송에서의 채널 코딩을 이용한 에러 제어방식 및 회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19950125

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee