KR880004698A - Frequency synthesizer automatic fine tuning circuit - Google Patents

Frequency synthesizer automatic fine tuning circuit Download PDF

Info

Publication number
KR880004698A
KR880004698A KR1019860007831A KR860007831A KR880004698A KR 880004698 A KR880004698 A KR 880004698A KR 1019860007831 A KR1019860007831 A KR 1019860007831A KR 860007831 A KR860007831 A KR 860007831A KR 880004698 A KR880004698 A KR 880004698A
Authority
KR
South Korea
Prior art keywords
output
frequency synthesizer
automatic fine
tuning circuit
counter
Prior art date
Application number
KR1019860007831A
Other languages
Korean (ko)
Other versions
KR890005372B1 (en
Inventor
조현덕
박외수
Original Assignee
한형수
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 한형수, 삼성전자 주식회사 filed Critical 한형수
Priority to KR1019860007831A priority Critical patent/KR890005372B1/en
Publication of KR880004698A publication Critical patent/KR880004698A/en
Application granted granted Critical
Publication of KR890005372B1 publication Critical patent/KR890005372B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/50—Tuning indicators; Automatic tuning control

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Television Receiver Circuits (AREA)

Abstract

내용 없음No content

Description

주파수 신서사이저 방식의 자동 미조정 회로Frequency synthesizer automatic fine tuning circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 전체회로도.1 is an overall circuit diagram of the present invention.

제2도는 본 발명의 회로도.2 is a circuit diagram of the present invention.

제3도는 본 발명도의 각부 파형도.3 is a waveform diagram of each part of the present invention.

Claims (2)

프로그램어블 카운터(7)의 출력과 카운터(10)의 출력이 위상비교기(6)에서 비교하게 구성시켜 국부 발진기의 주파수를 조정하는 동시에 비데오 검파수(3)의 출력으로 콘트롤러(5)가 제어되게 구성한 튜우닝 회로에 있어서, 콘트롤러(5)및 비데오 검파부(3)사이에 싱크분리부(8)를 통하여 싱크 검파부(9)가 연결되게 구성한 주파수 신서 사이저 방식의 자동 미조정 회로.The output of the programmable counter 7 and the output of the counter 10 are configured to be compared in the phase comparator 6 so that the controller 5 is controlled by the output of the video detector 3 while adjusting the frequency of the local oscillator. A tuning tuner circuit comprising: a frequency synthesizer sizer type automatic fine tuning circuit in which a sink detector (9) is connected between a controller (5) and a video detector (3) via a sink separator (8). 제1항에 있어서, 싱크 검파부(9)는 비교기(CPA)(CPB)의 출력이 앤드 게이트(NA)및 플립플롭(FA)(FB)과 연결된 2진 카운터(CT1)(CT2)의 클럭단자(CK)에 인가되게 구성시켜 오아게이트(OR)를 통한 출력과 리셋트신호(RES1)가 앤드 게이트(AN)를 통하여 카운터(CT3)와 랫치(RT3)를 통하여 출력되게 구성한 주파수 신서사이저 방식의 자동 미조정 회로.The binary counter CT 1 (CT 2 ) of claim 1, wherein the sink detector 9 has an output of a comparator CPA CPB connected to an AND gate NA and a flip-flop FA FB. Is configured to be applied to the clock terminal CK of the output terminal through the OR gate and the reset signal RES 1 through the AND gate (AN) through the counter (CT 3 ) and the latch (RT 3 ). Automatic fine-tuning circuit of frequency synthesizer system that we configured. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019860007831A 1986-09-16 1986-09-16 Automatic minuite control circuits of frequency synthesiser system KR890005372B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019860007831A KR890005372B1 (en) 1986-09-16 1986-09-16 Automatic minuite control circuits of frequency synthesiser system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019860007831A KR890005372B1 (en) 1986-09-16 1986-09-16 Automatic minuite control circuits of frequency synthesiser system

Publications (2)

Publication Number Publication Date
KR880004698A true KR880004698A (en) 1988-06-07
KR890005372B1 KR890005372B1 (en) 1989-12-23

Family

ID=19252367

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019860007831A KR890005372B1 (en) 1986-09-16 1986-09-16 Automatic minuite control circuits of frequency synthesiser system

Country Status (1)

Country Link
KR (1) KR890005372B1 (en)

Also Published As

Publication number Publication date
KR890005372B1 (en) 1989-12-23

Similar Documents

Publication Publication Date Title
EP0024878A1 (en) Phase-locked loop circuit
KR920704411A (en) Voltage controlled oscillator circuit and phase locked circuit
ATE34644T1 (en) DECODER FOR A FREQUENCY GAME SIGNAL, ESPECIALLY AN FSK SCREEN TEXT SIGNAL.
KR880012017A (en) Phase comparator circuit
KR840005000A (en) Horizontal scan frequency multiplication circuit
KR880014813A (en) PLL Image Detection Circuit
KR880004698A (en) Frequency synthesizer automatic fine tuning circuit
KR920003771A (en) Phase Locked Loop Units and Digital Phase Comparators for Speech Synthesizer Tuners
KR830008557A (en) Tuner
JPS57194637A (en) Phase locked loop lock detecting circuit
KR970055559A (en) Noise Reduction Method for PLL Circuit and PLL Circuit
EP0230238A3 (en) Phase control device for a parallel oscillating circuit inverter
JPS5550191A (en) Electronic timepiece
JPS5358751A (en) Abnormal oscillation preventing circuit for pll circuit
JPS6412691A (en) Video signal sampling circuit
KR900008270Y1 (en) The frequency devider
KR920015741A (en) PLL circuit for frequency control
KR890001294A (en) Digital PLL State Detection Circuit
JPS6446319A (en) Phase locked loop circuit
DE3460108D1 (en) Arrangement for deriving video clock frequencies from one of the pcm clock frequencies occurring in the pcm hierarchy
KR920009087A (en) Phase detection device of phase locked loop circuit
JPS5456346A (en) Variable frequency oscillator
JPS5967730A (en) Pll circuit
KR930015358A (en) PLL circuit
JPS63124623A (en) Unlock detection circuit for pll frequency synthesizer

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee