KR101072333B1 - 기판의 제조 방법 - Google Patents
기판의 제조 방법 Download PDFInfo
- Publication number
- KR101072333B1 KR101072333B1 KR1020080077434A KR20080077434A KR101072333B1 KR 101072333 B1 KR101072333 B1 KR 101072333B1 KR 1020080077434 A KR1020080077434 A KR 1020080077434A KR 20080077434 A KR20080077434 A KR 20080077434A KR 101072333 B1 KR101072333 B1 KR 101072333B1
- Authority
- KR
- South Korea
- Prior art keywords
- substrate
- hole
- layer
- plating layer
- resist pattern
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0094—Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
- H05K1/116—Lands, clearance holes or other lay-out details concerning the surrounding of a via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0347—Overplating, e.g. for reinforcing conductors or bumps; Plating over filled vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09581—Applying an insulating coating on the walls of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/0959—Plated through-holes or plated blind vias filled with insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/0969—Apertured conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09809—Coaxial layout
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1178—Means for venting or for letting gases escape
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
- H05K2203/1333—Deposition techniques, e.g. coating
- H05K2203/135—Electrophoretic deposition of insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
- H05K3/4691—Rigid-flexible multilayer circuits comprising rigid and flexible layers, e.g. having in the bending regions only flexible layers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
Abstract
Description
Claims (11)
- 수지제(製)의 기판에 기초 구멍을 형성하는 제1 공정과,상기 기판에 도금을 시행하여, 상기 기초 구멍의 내벽면을 도금층에 의해 피복하는 제2 공정과,상기 기판의 표면에 포토 레지스트를 라미네이트하고, 상기 포토 레지스트를 노광 및 현상하여, 적어도 상기 기초 구멍의 평면 영역을 덮는 레지스트 패턴을 형성하는 제3 공정과,상기 레지스트 패턴을 마스크로 하여, 상기 기판의 표면에 피착 형성된, 상기 도금층을 포함하는 도체층을 에칭하여 상기 기판의 일부를 노출시키는 제4 공정을 포함하고,상기 레지스트 패턴을 형성하는 공정에서는, 상기 도체층을 에칭하는 영역과 상기 기초 구멍의 개구 가장자리와의 거리가, 상기 에칭 공정에서 상기 도체층의 측면이 에칭되는 거리보다도 길어지도록, 상기 도체층을 에칭하는 영역이 상기 개구 가장자리로부터 이격되어 배치되어 있는 것을 특징으로 하는 기판의 제조 방법.
- 제1항에 있어서, 상기 기판은 도전성을 갖는 코어부를 구비하고,상기 기초 구멍은 도통 스루홀을 관통시키도록 형성되며, 상기 기초 구멍의 내벽면을 도금층으로 피복하는 것을 특징으로 하는 기판의 제조 방법.
- 제2항에 있어서, 상기 기초 구멍의 내벽면을 도금층으로 피복하고, 상기 기초 구멍에 절연재를 충전한 후,상기 기초 구멍에 절연재가 충전된 기판의 표면에 포토 레지스트를 라미네이트하고, 상기 포토 레지스트를 노광 및 현상하여 적어도 상기 절연재가 충전된 기초 구멍의 평면 영역을 덮는 레지스트 패턴을 형성하는 공정과,상기 레지스트 패턴을 마스크로 하여 상기 기판의 표면에 피착 형성된, 상기 도금층을 포함하는 도체층을 에칭하는 공정을 포함하고,상기 레지스트 패턴을 형성하는 공정에서는, 상기 도체층이 노출되는 영역이 상기 에칭 공정에서 상기 도체층이 측면 에칭되는 거리보다 더 긴 거리만큼 상기 기초 구멍의 개구 가장자리로부터 이격되어 배치되도록 레지스트 패턴을 형성하는 것을 특징으로 하는 기판의 제조 방법.
- 제3항에 있어서, 상기 레지스트 패턴을 형성하는 공정에서는, 상기 기초 구멍과 기초 구멍의 외주 가장자리를 따라 링 형상으로 피복되도록 포토 레지스트를 패터닝하는 것을 특징으로 하는 기판의 제조 방법.
- 제3항에 있어서, 상기 기초 구멍의 내벽면을 도금층으로 피복하는 공정에 이어서, 상기 도금층을 전원 공급층으로 하는 전착법에 의해 상기 기초 구멍의 내벽면을 절연 피막으로 피복하는 공정을 포함하고,상기 절연 피막으로 내벽면이 피복된 기초 구멍에 상기 절연재를 충전하는 것을 특징으로 하는 기판의 제조 방법.
- 제3항에 있어서, 상기 기초 구멍에 절연재를 충전하는 공정에 이어서, 기판의 표면에 무전해 도금을 시행하는 공정을 포함하고, 상기 무전해 도금층이 피착 형성된 기판의 표면에 포토 레지스트를 라미네이트하여 레지스트 패턴을 형성하는 것을 특징으로 하는 기판의 제조 방법.
- 제3항에 있어서, 상기 도체층을 에칭하고, 상기 레지스트 패턴을 제거한 후,상기 코어부의 양면에 배선층을 적층하여 형성하는 공정을 포함하고,상기 배선층이 일체 형성된 기판에 상기 기초 구멍을 관통하는 관통 구멍을 형성하고, 상기 관통 구멍의 내벽면에 도금층을 피착 형성하여 도통 스루홀을 형성하는 공정을 포함하는 것을 특징으로 하는 기판의 제조 방법.
- 제7항에 있어서, 상기 도통 스루홀을 형성하는 공정에 이어서,상기 관통 구멍에 수지를 충전하는 공정과,기판의 표면에 피착 형성된 도체층을 소정 패턴으로 에칭하여 상기 도통 스루홀을 통해 전기적으로 접속된 배선 패턴을 기판의 표면에 형성하는 공정을 포함하는 것을 특징으로 하는 기판의 제조 방법.
- 제8항에 기재된 기판의 제조 방법에 의해 형성된 기판의 양면에 배선층을 적층하여 배선 기판을 형성하는 공정을 포함하는 것을 특징으로 하는 기판의 제조 방법.
- 제9항에 있어서, 빌드 업 법에 의해 상기 기판의 양면에 배선층을 적층하여 형성하는 것을 특징으로 하는 기판의 제조 방법.
- 제2항에 있어서, 상기 코어부를 형성하는 공정으로서, 카본 파이버를 함유하는 프리프레그를 복수매 포개고, 가압 및 가열하여 평판체로 형성하는 공정을 포함하는 것을 특징으로 하는 기판의 제조 방법.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPJP-P-2007-00267179 | 2007-10-12 | ||
JP2007267179A JP5125389B2 (ja) | 2007-10-12 | 2007-10-12 | 基板の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20090037795A KR20090037795A (ko) | 2009-04-16 |
KR101072333B1 true KR101072333B1 (ko) | 2011-10-11 |
Family
ID=40532742
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020080077434A KR101072333B1 (ko) | 2007-10-12 | 2008-08-07 | 기판의 제조 방법 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8151456B2 (ko) |
JP (1) | JP5125389B2 (ko) |
KR (1) | KR101072333B1 (ko) |
CN (1) | CN101409983B (ko) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8284557B2 (en) * | 2007-10-18 | 2012-10-09 | Kyocera Corporation | Circuit board, mounting structure, and method for manufacturing circuit board |
JP5533596B2 (ja) * | 2010-11-25 | 2014-06-25 | 富士通株式会社 | プリント配線板の製造方法、プリント配線板及び電子機器 |
JP2012174874A (ja) * | 2011-02-21 | 2012-09-10 | Fujitsu Ltd | プリント配線板の製造方法及びプリント配線板 |
KR102134933B1 (ko) * | 2012-08-31 | 2020-07-16 | 소니 주식회사 | 배선 기판 및 배선 기판의 제조 방법 |
DE102013224765A1 (de) * | 2013-12-03 | 2015-06-03 | Robert Bosch Gmbh | Verfahren zur Via-Stift-Verfüllung |
JP2015213124A (ja) * | 2014-05-02 | 2015-11-26 | イビデン株式会社 | パッケージ基板 |
JP2018018868A (ja) * | 2016-07-26 | 2018-02-01 | イビデン株式会社 | コイル基板及びその製造方法 |
CN114080088B (zh) * | 2020-08-10 | 2024-05-31 | 鹏鼎控股(深圳)股份有限公司 | 电路板及其制备方法 |
KR20220146907A (ko) * | 2021-04-26 | 2022-11-02 | 삼성전기주식회사 | 인쇄회로기판 |
CN114501819B (zh) * | 2022-02-21 | 2022-11-08 | 深圳市八达通电路科技有限公司 | 一种电路板的制造方法及电路板 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100722615B1 (ko) * | 2006-01-25 | 2007-05-28 | 삼성전기주식회사 | 플립칩 패키지 기판의 제조방법 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0227857B1 (de) * | 1985-12-30 | 1990-03-28 | Ibm Deutschland Gmbh | Verfahren zum Herstellen von gedruckten Schaltungen |
US5153987A (en) * | 1988-07-15 | 1992-10-13 | Hitachi Chemical Company, Ltd. | Process for producing printed wiring boards |
JPH04120791A (ja) * | 1990-09-12 | 1992-04-21 | Hitachi Chem Co Ltd | 多層プリント配線板の製造方法 |
US5129142A (en) * | 1990-10-30 | 1992-07-14 | International Business Machines Corporation | Encapsulated circuitized power core alignment and lamination |
JPH0681172A (ja) * | 1992-09-01 | 1994-03-22 | Hitachi Cable Ltd | 微細パターンの形成方法 |
US5949030A (en) | 1997-11-14 | 1999-09-07 | International Business Machines Corporation | Vias and method for making the same in organic board and chip carriers |
EP1121008B1 (en) * | 1998-09-03 | 2008-07-30 | Ibiden Co., Ltd. | Multilayer printed wiring board and method for manufacturing the same |
US6329603B1 (en) * | 1999-04-07 | 2001-12-11 | International Business Machines Corporation | Low CTE power and ground planes |
JP2001203458A (ja) | 2000-01-21 | 2001-07-27 | Ngk Spark Plug Co Ltd | 配線基板の製造方法 |
JP3904361B2 (ja) * | 2000-01-27 | 2007-04-11 | 日本特殊陶業株式会社 | 配線基板の製造方法 |
JP2002064160A (ja) * | 2000-08-21 | 2002-02-28 | Sumitomo Metal Electronics Devices Inc | 導体パターンの形成方法 |
US6459046B1 (en) * | 2000-08-28 | 2002-10-01 | Matsushita Electric Industrial Co., Ltd. | Printed circuit board and method for producing the same |
JP3822549B2 (ja) | 2002-09-26 | 2006-09-20 | 富士通株式会社 | 配線基板 |
WO2004064467A1 (ja) | 2003-01-16 | 2004-07-29 | Fujitsu Limited | 多層配線基板、その製造方法、および、ファイバ強化樹脂基板の製造方法 |
KR100570856B1 (ko) * | 2003-04-02 | 2006-04-12 | 삼성전기주식회사 | 병렬적 다층 인쇄회로기판 제조 방법 |
KR20040104144A (ko) * | 2003-06-03 | 2004-12-10 | 삼성전기주식회사 | 솔더 레지스트 패턴 형성 방법 |
US7316063B2 (en) * | 2004-01-12 | 2008-01-08 | Micron Technology, Inc. | Methods of fabricating substrates including at least one conductive via |
KR100632560B1 (ko) * | 2004-08-05 | 2006-10-09 | 삼성전기주식회사 | 병렬적 인쇄회로기판 제조 방법 |
JP4559163B2 (ja) * | 2004-08-31 | 2010-10-06 | ルネサスエレクトロニクス株式会社 | 半導体装置用パッケージ基板およびその製造方法と半導体装置 |
JP4955263B2 (ja) * | 2004-12-15 | 2012-06-20 | イビデン株式会社 | プリント配線板 |
JP4776247B2 (ja) * | 2005-02-09 | 2011-09-21 | 富士通株式会社 | 配線基板及びその製造方法 |
-
2007
- 2007-10-12 JP JP2007267179A patent/JP5125389B2/ja not_active Expired - Fee Related
-
2008
- 2008-07-18 US US12/175,732 patent/US8151456B2/en not_active Expired - Fee Related
- 2008-08-07 KR KR1020080077434A patent/KR101072333B1/ko active IP Right Grant
- 2008-08-11 CN CN2008101297293A patent/CN101409983B/zh not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100722615B1 (ko) * | 2006-01-25 | 2007-05-28 | 삼성전기주식회사 | 플립칩 패키지 기판의 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20090037795A (ko) | 2009-04-16 |
JP2009099622A (ja) | 2009-05-07 |
CN101409983A (zh) | 2009-04-15 |
US8151456B2 (en) | 2012-04-10 |
US20090094825A1 (en) | 2009-04-16 |
JP5125389B2 (ja) | 2013-01-23 |
CN101409983B (zh) | 2011-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101025524B1 (ko) | 배선 기판 및 그 제조 방법 | |
KR101072333B1 (ko) | 기판의 제조 방법 | |
KR101056718B1 (ko) | 기판의 제조 방법 | |
KR101003341B1 (ko) | 코어 기판 및 그 제조 방법 | |
US9743526B1 (en) | Wiring board with stacked embedded capacitors and method of making | |
US8419884B2 (en) | Method for manufacturing multilayer wiring substrate | |
US9247646B2 (en) | Electronic component built-in substrate and method of manufacturing the same | |
KR20090037801A (ko) | 코어 기판 및 그 제조 방법 | |
KR101441236B1 (ko) | 배선판의 제조 방법, 배선판 및 비아의 구조 | |
US11812556B2 (en) | Printed circuit board and manufacturing method thereof | |
US20160021744A1 (en) | Printed circuit board and method of manufacturing the same | |
CN105409334B (zh) | 使用可去除覆盖层形成具有电镀透孔的层叠结构的方法 | |
JP2019121763A (ja) | プリント配線板およびその製造方法 | |
JP4899409B2 (ja) | 多層プリント配線基板及びその製造方法 | |
KR100294157B1 (ko) | 다층인쇄회로기판의층간전기접속방법 | |
JP3933822B2 (ja) | プリント配線基板及びその製造方法 | |
JP3576297B2 (ja) | 電気検査治具及びその製造方法 | |
CN116939950A (zh) | 在内部铜焊盘上设有阻焊层的电路板 | |
JP2015111730A (ja) | 電子部品内蔵配線基板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20141001 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20150918 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20160921 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20170919 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20180918 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20190917 Year of fee payment: 9 |