KR100687618B1 - 버퍼 폴리 실리콘을 이용한 아날로그 반도체 소자의 제조방법 - Google Patents
버퍼 폴리 실리콘을 이용한 아날로그 반도체 소자의 제조방법 Download PDFInfo
- Publication number
- KR100687618B1 KR100687618B1 KR1020020011680A KR20020011680A KR100687618B1 KR 100687618 B1 KR100687618 B1 KR 100687618B1 KR 1020020011680 A KR1020020011680 A KR 1020020011680A KR 20020011680 A KR20020011680 A KR 20020011680A KR 100687618 B1 KR100687618 B1 KR 100687618B1
- Authority
- KR
- South Korea
- Prior art keywords
- film
- polysilicon
- tungsten silicide
- buffer
- semiconductor device
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 31
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 18
- 229920005591 polysilicon Polymers 0.000 claims abstract description 94
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 93
- 239000003990 capacitor Substances 0.000 claims abstract description 53
- 238000000034 method Methods 0.000 claims abstract description 40
- 229910021342 tungsten silicide Inorganic materials 0.000 claims abstract description 33
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 claims abstract description 32
- 238000000151 deposition Methods 0.000 claims abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 9
- 238000000059 patterning Methods 0.000 claims abstract description 3
- 239000005380 borophosphosilicate glass Substances 0.000 claims description 20
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 10
- 238000005468 ion implantation Methods 0.000 claims description 5
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 4
- 229910052698 phosphorus Inorganic materials 0.000 claims description 4
- 239000011574 phosphorus Substances 0.000 claims description 4
- RLOWWWKZYUNIDI-UHFFFAOYSA-N phosphinic chloride Chemical compound ClP=O RLOWWWKZYUNIDI-UHFFFAOYSA-N 0.000 claims description 2
- 230000001681 protective effect Effects 0.000 claims description 2
- 238000001312 dry etching Methods 0.000 description 8
- 230000008021 deposition Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 3
- 229910052731 fluorine Inorganic materials 0.000 description 3
- 239000011737 fluorine Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910000073 phosphorus hydride Inorganic materials 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 238000005019 vapor deposition process Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32055—Deposition of semiconductive layers, e.g. poly - or amorphous silicon layers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (4)
- 아날로그 반도체 소자의 제조 방법에 있어서:필드 영역과 소자 영역이 형성된 반도체 기판 위에 필드 산화막과 게이트 산화막 및 제 1 폴리 실리콘층을 순차적으로 증착하는 단계와;상기 제 1 폴리 실리콘층 위에 텅스텐 실리사이드막을 증착하는 단계와;상기 텅스텐 실리사이드막 위에 버퍼 폴리 실릭콘막을 증착하는 단계 및;상기 제 1 폴리 실리콘층과 상기 텅스텐 실리사이드막 및 상기 버퍼 폴리 실리콘막을 패터닝하여 게이트 전극 및 캐패시터 하부 전극을 형성하는 단계를 포함하는 것을 특징으로 하는 아날로그 반도체 소자의 제조 방법.
- 제 1 항에 있어서,상기 버퍼 폴리 실리콘막은 두께가 약 300 ~ 600 Å을 가지며, POCl3 또는 포스포러스 이온 주입 공정으로 형성되는 것을 특징으로 하는 아날로그 반도체 소자의 제조 방법.
- 제 1 항 또는 제 2 항에 있어서,상기 버퍼 폴리 실리콘막은 상기 텅스텐 실리사이드막을 보호하기 위한 보호막으로 구비되는 것을 특징으로 하는 아날로그 반도체 소자의 제조 방법.
- 제 1 항에 있어서,상기 게이트 전극 및 상기 캐패시터 하부 전극이 형성된 반도체 기판 위에 제 2 폴리 실리콘층을 증착하는 단계와;상기 제 2 폴리 실리콘층 위에 TEOS 막과 제 1 BPSG 막을 순차적으로 증착하고, 상기 제 1 BPSG 막을 평탄화하는 단계 및;상기 평탄화된 반도체 기판 전면에 에치백 공정을 실시하는 단계를 더 포함하여,상기 제 2 폴리 실리콘층의 찌꺼기를 제거하는 것을 특징으로 하는 아날로그 반도체 소자의 제조 방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020020011680A KR100687618B1 (ko) | 2002-03-05 | 2002-03-05 | 버퍼 폴리 실리콘을 이용한 아날로그 반도체 소자의 제조방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020020011680A KR100687618B1 (ko) | 2002-03-05 | 2002-03-05 | 버퍼 폴리 실리콘을 이용한 아날로그 반도체 소자의 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20030072111A KR20030072111A (ko) | 2003-09-13 |
KR100687618B1 true KR100687618B1 (ko) | 2007-02-27 |
Family
ID=32223497
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020020011680A KR100687618B1 (ko) | 2002-03-05 | 2002-03-05 | 버퍼 폴리 실리콘을 이용한 아날로그 반도체 소자의 제조방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100687618B1 (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100597093B1 (ko) | 2003-12-31 | 2006-07-04 | 동부일렉트로닉스 주식회사 | 캐패시터 제조방법 |
KR100613281B1 (ko) | 2004-06-07 | 2006-08-22 | 동부일렉트로닉스 주식회사 | 박막 커패시터의 제조 방법 |
CN105185779B (zh) * | 2015-09-01 | 2017-11-10 | 成都方舟微电子有限公司 | 高阈值电压功率mos芯片、器件及提高阈值电压的方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20000055260A (ko) * | 1999-02-04 | 2000-09-05 | 윤종용 | 반도체 집적회로의 커패시터 제조방법 |
-
2002
- 2002-03-05 KR KR1020020011680A patent/KR100687618B1/ko active IP Right Grant
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20000055260A (ko) * | 1999-02-04 | 2000-09-05 | 윤종용 | 반도체 집적회로의 커패시터 제조방법 |
Non-Patent Citations (1)
Title |
---|
1020000055260 * |
Also Published As
Publication number | Publication date |
---|---|
KR20030072111A (ko) | 2003-09-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100898265B1 (ko) | 수직 교환형 게이트 트랜지스터와 커패시터가 직접화된 구조체 및 제조 방법 | |
US6165880A (en) | Double spacer technology for making self-aligned contacts (SAC) on semiconductor integrated circuits | |
US5618749A (en) | Method of forming a semiconductor device having a capacitor and a resistor | |
US20070207579A1 (en) | Semiconductor device with capacitor and fuse and its manufacture method | |
KR100597093B1 (ko) | 캐패시터 제조방법 | |
KR20000053397A (ko) | 반도체 집적 회로 장치 및 그 제조 방법 | |
KR100713057B1 (ko) | 반도체 집적 회로 장치와 그 제조 방법 | |
US7939410B2 (en) | Semiconductor device and manufacturing method thereof | |
US10529854B1 (en) | Semiconductor device and method for fabricating the same | |
KR100687618B1 (ko) | 버퍼 폴리 실리콘을 이용한 아날로그 반도체 소자의 제조방법 | |
KR100515380B1 (ko) | 알루미늄구리-플러그를 이용하여 비아를 형성한 반도체소자 및 그 제조 방법 | |
JP2003158196A (ja) | 半導体装置およびその製造方法 | |
US20240087886A1 (en) | Forming a partially silicided element | |
KR19980067517A (ko) | 반도체장치의 게이트패턴 및 그 제조방법 | |
KR100560308B1 (ko) | 피아이피 캐패시터 제조 방법 | |
KR100866690B1 (ko) | 반도체 소자의 콘택 홀 형성방법 | |
KR100562744B1 (ko) | 반도체 소자의 층간 절연막 제조방법 | |
WO2000068987A1 (fr) | Dispositif semi-conducteur et procede de fabrication d'un tel dispositif | |
KR100290890B1 (ko) | 반도체소자의제조방법 | |
KR100949874B1 (ko) | 반도체소자의 저장전극 형성방법 | |
KR100956597B1 (ko) | 반도체장치의 제조방법 | |
KR20010065914A (ko) | 대머신 게이트형 모스 트랜지스터 제조방법 | |
KR100454127B1 (ko) | 반도체 장치의 배선 형성 방법 | |
KR100998965B1 (ko) | 메탈 절연체 메탈 커패시터 및 그 제조방법 | |
KR100537185B1 (ko) | 반도체소자 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130122 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20140116 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20150116 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20160119 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20170117 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20180116 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20190117 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20200116 Year of fee payment: 14 |