KR100351465B1 - Plasma Display Panel and Method Of Driving The Same - Google Patents
Plasma Display Panel and Method Of Driving The Same Download PDFInfo
- Publication number
- KR100351465B1 KR100351465B1 KR1020000005458A KR20000005458A KR100351465B1 KR 100351465 B1 KR100351465 B1 KR 100351465B1 KR 1020000005458 A KR1020000005458 A KR 1020000005458A KR 20000005458 A KR20000005458 A KR 20000005458A KR 100351465 B1 KR100351465 B1 KR 100351465B1
- Authority
- KR
- South Korea
- Prior art keywords
- electrode
- discharge
- sustain
- bus
- electrodes
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
- H01J11/20—Constructional details
- H01J11/22—Electrodes, e.g. special shape, material or configuration
- H01J11/28—Auxiliary electrodes, e.g. priming electrodes or trigger electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
- G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
- G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
- G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
- G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
- G09G3/298—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels
- G09G3/2983—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels using non-standard pixel electrode arrangements
- G09G3/2986—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels using non-standard pixel electrode arrangements with more than 3 electrodes involved in the operation
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Gas-Filled Discharge Tubes (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
본 발명은 패널의 효율적인 에너지 사용으로 발광효율을 높이는 플라즈마 디스플레이 패널 및 그 구동방법에 관한 것이다.The present invention relates to a plasma display panel and a driving method thereof for increasing luminous efficiency by using energy efficiently.
본 발명의 플라즈마 디스플레이 패널은 서스테인전극쌍 중 주사/서스테인전극은 방전셀의 일측 가장자리에 형성된 제 1버스전극과, 어드레스 전극과 중첩되지 않게 제 1버스전극에 적어도 하나 이상 형성되는 제 1투명전극과; 서스테인전극쌍 중 공통서스테인전극은 방전셀의 다른측 가장자리에 형성된 제 2버스전극과, 어드레스 전극과 중첩되지 않게 제 2버스전극에 적어도 하나 이상 형성되는 제 2투명전극과; 트리거전극쌍은 제 3 및 제 4버스전극과, 어드레스 전극과 중첩되도록 제 3버스전극에 형성된 제 3투명전극 및 제 4버스전극에 형성된 제 4투명전극을 구비하는 것을 특징으로 한다.In the plasma display panel of the present invention, the scan / sustain electrodes of the pair of sustain electrodes include at least one first bus electrode formed at one edge of the discharge cell and at least one first transparent electrode formed at the first bus electrode so as not to overlap the address electrode; ; Among the sustain electrode pairs, the common sustain electrode includes: a second bus electrode formed on the other edge of the discharge cell, and at least one second transparent electrode formed on the second bus electrode so as not to overlap with the address electrode; The trigger electrode pair includes a third and fourth bus electrodes, a third transparent electrode formed on the third bus electrode to overlap the address electrode, and a fourth transparent electrode formed on the fourth bus electrode.
본 발명에 의하면, 방전 및 발광효율이 증대되고 전극들 쪽으로 귀환하는 에너지에 의해 나타나는 과다전류가 최소화된다.According to the present invention, the discharge and luminous efficiency are increased and the excess current caused by the energy returning to the electrodes is minimized.
Description
본 발명은 플라즈마 디스플레이 패널에 관한 것으로, 특히 패널의 효율적인 에너지 사용으로 발광효율을 높이는 플라즈마 디스플레이 패널 및 그 구동방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plasma display panel, and more particularly, to a plasma display panel and a method of driving the same, which improve light emission efficiency by using energy efficiently.
플라즈마 디스플레이 패널(Plasma Display Panel : 이하 "PDP"라 함)은 He+Xe 또는 Ne+Xe 가스의 방전시 발생하는 147nm의 자외선에 의해 형광체를 발광시키므로써 문자 또는 그래픽을 포함한 화상을 표시하게 된다. 이러한 PDP는 박막화와 대형화가 용이할 뿐만 아니라 최근의 기술 개발에 힘입어 크게 향상된 화질을 제공한다. 이러한 PDP는 크게 직류구동 방식과 교류구동 방식으로 대별된다. 교류구동 방식의 PDP는 직류구동 방식과는 달리 유전체를 이용함으로써 저전압 구동과 장수명의 장점을 가지므로 더욱 표시소자로 각광받고 있다. PDP는 매트릭스 형태로 배열된 다수의 방전셀들로 구성되며, 하나의 방전셀은 화면의 한 화소를 이루게 된다.Plasma Display Panel (hereinafter referred to as "PDP") emits phosphors by 147 nm ultraviolet rays generated upon discharge of He + Xe or Ne + Xe gas, thereby displaying an image including characters or graphics. Such a PDP is not only thin and easy to enlarge, but also greatly improved in quality due to recent technology development. These PDPs are largely classified into a DC drive method and an AC drive method. Unlike the DC driving method, the PDP of the AC driving method is attracting more attention as a display device because of the advantages of low voltage driving and long life by using a dielectric. PDP is composed of a plurality of discharge cells arranged in a matrix form, one discharge cell constitutes a pixel of the screen.
도 1은 종래의 3전극 교류 면방전형 PDP를 나타내는 도면이다.1 is a view showing a conventional three-electrode AC surface discharge type PDP.
도 1을 참조하면, 3전극 PDP의 방전셀은 상부기판(2) 상에 형성되어진 주사/서스테인전극(5) 및 공통서스테인전극(8)과, 하부기판(14) 상에 형성되어진 어드레스전극(16)을 구비한다. 주사/서스테인전극(5) 및 공통서스테인전극(8)은 투명전극(4,7)과 버스전극(3,6)으로 구성된다. 주사/서스테인전극(5)과 공통서스테인전극(8)이 나란하게 형성된 상부기판(2)에는 상부 유전층(10)과 보호층(12)이 적층된다. 상부 유전층(10)에는 플라즈마 방전시 발생된 벽전하가 축적된다. 보호층(12)은 플라즈마 방전시 발생된 스퍼터링에 의한 상부 유전층(10)의 손상을 방지함과 아울러 2차 전자의 방출 효율을 높이게 된다. 보호층(12)으로는 통상 산화마그네슘(MgO)이 이용된다. 어드레스전극(16)이 형성된 하부기판(14) 상에는 하부 유전층(18), 격벽(20)이 형성되며, 하부 유전층(18)과 격벽(20) 표면에는 형광체층(적색, 녹색, 청색,22)이 도포된다. 어드레스전극(16)은 주사/서스테인전극(5) 및 공통서스테인전극(8)과 교차되는 방향으로 형성된다. 격벽(20)은 어드레스전극(16)과 나란하게 형성되어 방전에 의해 생성된 자외선 및 가시광이 인접한 방전셀에 누설되는 것을 방지한다. 형광체층(22)은 플라즈마 방전시 발생된 자외선에 의해 여기되어 적색, 녹색 또는 청색 중 어느 하나의 가시광선을 발생하게 된다. 상/하판(15,17)과 격벽 사이에 마련된 방전공간(24)에는 가스방전을 위한 불활성 가스가 주입된다.Referring to FIG. 1, a discharge cell of a three-electrode PDP includes a scan / sustain electrode 5 and a common sustain electrode 8 formed on the upper substrate 2, and an address electrode formed on the lower substrate 14. 16). The scan / sustain electrode 5 and the common sustain electrode 8 are composed of transparent electrodes 4,7 and bus electrodes 3,6. The upper dielectric layer 10 and the protective layer 12 are stacked on the upper substrate 2 having the scan / sustain electrode 5 and the common sustain electrode 8 side by side. Wall charges generated during plasma discharge are accumulated in the upper dielectric layer 10. The protective layer 12 prevents damage to the upper dielectric layer 10 due to sputtering generated during plasma discharge and increases emission efficiency of secondary electrons. As the protective layer 12, magnesium oxide (MgO) is usually used. The lower dielectric layer 18 and the partition wall 20 are formed on the lower substrate 14 on which the address electrode 16 is formed, and the phosphor layers (red, green, blue, 22) are formed on the lower dielectric layer 18 and the partition wall 20. Is applied. The address electrode 16 is formed in a direction crossing the scan / sustain electrode 5 and the common sustain electrode 8. The partition wall 20 is formed in parallel with the address electrode 16 to prevent ultraviolet rays and visible light generated by the discharge from leaking to the adjacent discharge cells. The phosphor layer 22 is excited by ultraviolet rays generated during plasma discharge to generate visible light of any one of red, green, and blue. Inert gas for gas discharge is injected into the discharge space 24 provided between the upper and lower plates 15 and 17 and the partition wall.
빛이 방출되는 과정을 간략히 설명하면, 먼저 패널의 모든 방전셀들을 초기화하기 위하여 모든 방전셀들의 주사/서스테인전극(5)에 리셋 펄스가 공급되어 리셋 방전이 일어난다. 리셋 방전 시에는 방전셀 별로 벽전하들이 생성되어 뒤이어지는 어드레스 방전에 필요한 방전전압을 낮추게 된다. 그 다음 주사/서스테인전극(5)에 주사펄스가 공급되고, 이에 동기되어 어드레스전극(16)에 데이터 펄스가 인가됨으로써 두 전극 간에 어드레스 방전이 일어나 상/하부 유전층(10,18)에 벽전하가 형성된다. 어드레스 방전에 의해 선택된 셀들에서는 주사/서스테인전극(5)과 공통서스테인전극(8)에 교번적으로 공급되는 교류 신호에 의해 두 전극 간에 서스테인 방전이 일어난다. 이 때 방전공간(24)에서는 방전가스가 여기된 후 천이되는 과정에서 진공 자외선이 발생한다. 발생된 진공 자외선은 형광체(22)를 여기시켜 가시광선을 발생시키게 되고, 이로써 PDP의 화상이 구현되어진다.Briefly describing the light emission process, in order to initialize all the discharge cells of the panel, a reset pulse is supplied to the scan / sustain electrode 5 of all the discharge cells so that reset discharge occurs. In the reset discharge, wall charges are generated for each discharge cell, thereby lowering the discharge voltage required for the subsequent address discharge. Then, a scan pulse is supplied to the scan / sustain electrode 5, and a data pulse is applied to the address electrode 16 in synchronization with the scan / sustain electrode 5 so that an address discharge occurs between the two electrodes, so that wall charges are applied to the upper and lower dielectric layers 10 and 18. Is formed. In the cells selected by the address discharge, a sustain discharge occurs between the two electrodes by an alternating current signal alternately supplied to the scan / sustain electrode 5 and the common sustain electrode 8. At this time, in the discharge space 24, vacuum ultraviolet rays are generated in the process of transition after the discharge gas is excited. The generated vacuum ultraviolet rays excite the phosphor 22 to generate visible light, thereby realizing an image of the PDP.
그런데 종래의 3전극 PDP에서는 서스테인방전을 일으키는 주사/서스테인전극(5)과 공통서스테인전극(8) 간의 서스테인방전이 방전셀의 중앙부에서만 일어나기 때문에 방전셀의 공간을 충분히 활용하지 못했다. 이에 따라 방전셀의 휘도는 낮아지고 발광효율은 저하되는 문제점이 있었다. 이러한 문제점을 해결하는 방안으로 서스테인방전을 일으키는 주사/서스테인전극(5)과 공통서스테인전극(8)을 방전셀의 양쪽 경계부에 설치하거나 방전전극의 폭을 넓게 하고 있다. 하지만 주사/서스테인전극(5)과 공통서스테인전극(8)의 간격이 멀어지면 방전전압이 높아지고 방전전극의 폭을 넓게하면 방전전류도 함께 증가하여 전력 소모량이 많아지는 단점이 있다.However, in the conventional three-electrode PDP, since the sustain discharge between the scan / sustain electrode 5 and the common sustain electrode 8 causing the sustain discharge occurs only at the center of the discharge cell, the space of the discharge cell was not sufficiently utilized. Accordingly, there is a problem that the brightness of the discharge cells is lowered and the luminous efficiency is lowered. In order to solve this problem, the scan / sustain electrode 5 and the common sustain electrode 8 which cause a sustain discharge are provided at both edges of the discharge cell or the width of the discharge electrode is widened. However, when the distance between the scan / sustain electrode 5 and the common sustain electrode 8 increases, the discharge voltage increases, and when the width of the discharge electrode is widened, the discharge current also increases, thereby increasing power consumption.
따라서, 본 발명의 목적은 발광효율을 높이는 플라즈마 디스플레이 패널 및 그 구동방법을 제공하는데 있다.Accordingly, it is an object of the present invention to provide a plasma display panel and a method of driving the same which increase luminous efficiency.
도 1은 종래의 3전극 플라즈마 디스플레이 패널을 나타내는 사시도.1 is a perspective view showing a conventional three-electrode plasma display panel.
도 2는 본 발명의 실시예에 따른 5전극 플라즈마 디스플레이 패널을 나타내는 사시도.2 is a perspective view showing a five-electrode plasma display panel according to an embodiment of the present invention.
도 3은 본 발명의 실시예에 따른 5전극 플라즈마 디스플레이 패널의 방전셀 구조를 나타내는 평면도.3 is a plan view illustrating a discharge cell structure of a 5-electrode plasma display panel according to an exemplary embodiment of the present invention.
도 4는 본 발명의 실시예에 따른 5전극 플라즈마 디스플레이 패널의 방전셀 구조를 나타내는 평면도.4 is a plan view illustrating a discharge cell structure of a 5-electrode plasma display panel according to an exemplary embodiment of the present invention.
< 도면의 주요 부분에 대한 부호의 설명 ><Description of Symbols for Main Parts of Drawings>
1,15 : 상판 2 : 상부기판1,15 top plate 2 top board
3,6,26,32,38,46,52,58, : 금속버스전극3,6,26,32,38,46,52,58,: metal bus electrode
4,7,28,34,40,42,48,54,60,62 : 투명전극 5,44 : 주사/서스테인전극4,7,28,34,40,42,48,54,60,62: transparent electrode 5,44: scan / sustain electrode
8,64 : 공통서스테인전극 30,36,50,56 : 트리거전극8,64 common sustain electrode 30,36,50,56 trigger electrode
10 :상부 유전층 12 : 보호층10: upper dielectric layer 12: protective layer
13,17 : 하판 14 : 하부기판13,17: lower board 14: lower board
16 : 어드레스전극 18 : 하부 유전체층16 address electrode 18 lower dielectric layer
20 : 격벽 22 : 형광체20: partition 22: phosphor
24 : 방전공간24: discharge space
상기 목적을 달성하기 위하여, 본 발명의 플라즈마 디스플레이 패널은 서스테인전극쌍 중 주사/서스테인전극은 방전셀의 일측 가장자리에 형성된 제 1버스전극과, 어드레스 전극과 중첩되지 않게 제 1버스전극에 적어도 하나 이상 형성되는 제 1투명전극과; 서스테인전극쌍 중 공통서스테인전극은 방전셀의 다른측 가장자리에 형성된 제 2버스전극과, 어드레스 전극과 중첩되지 않게 제 2버스전극에 적어도 하나 이상 형성되는 제 2투명전극과; 트리거전극쌍은 제 3 및 제 4버스전극과, 어드레스 전극과 중첩되도록 제 3버스전극에 형성된 제 3투명전극 및 제 4버스전극에 형성된 제 4투명전극을 구비하는 것을 특징으로 한다.In order to achieve the above object, in the plasma display panel of the present invention, at least one scan / sustain electrode of the sustain electrode pair is formed on one edge of the discharge cell and at least one of the first bus electrode so as not to overlap with the address electrode. A first transparent electrode formed; Among the sustain electrode pairs, the common sustain electrode includes: a second bus electrode formed on the other edge of the discharge cell, and at least one second transparent electrode formed on the second bus electrode without overlapping with the address electrode; The trigger electrode pair includes a third and fourth bus electrodes, a third transparent electrode formed on the third bus electrode to overlap the address electrode, and a fourth transparent electrode formed on the fourth bus electrode.
본 발명의 플라즈마 디스플레이 패널의 구동방법은 주사/서스테인전극 및 공통서스테인전극 사이에 설치된 서스테인전극쌍 사이에 설치된 트리거전극쌍 사이에서 보조방전을 일어나는 단계와; 보조방전에서 발생된 하전입자등을 이용하여 제 1투명전극 및 제 2투명전극 사이에서 서스테인 방전을 일으키는 단계를 포함한다.A method of driving a plasma display panel of the present invention includes the steps of: generating auxiliary discharges between a pair of trigger electrodes provided between a pair of sustain electrodes provided between a scan / sustain electrode and a common sustain electrode; And generating a sustain discharge between the first transparent electrode and the second transparent electrode by using the charged particles generated in the auxiliary discharge.
상기 목적 외에 본 발명의 다른 목적 및 특징들은 첨부도면을 참조한 실시예에 대한 설명을 통하여 명백하게 드러나게 될 것이다.Other objects and features of the present invention in addition to the above objects will become apparent from the description of the embodiments with reference to the accompanying drawings.
이하, 도 2 내지 도 4를 참조하여 본 발명의 바람직한 실시예에 대하여 설명하기로 한다.Hereinafter, exemplary embodiments of the present invention will be described with reference to FIGS. 2 to 4.
도 2는 본 발명의 실시예에 따른 5전극 교류 면방전형 PDP를 나타내는 사시도이다.2 is a perspective view showing a five-electrode AC surface discharge type PDP according to an embodiment of the present invention.
도 2를 참조하면, 5전극 PDP의 방전셀은 상부기판(2) 상에 주사/서스테인전극(5), 공통서스테인전극(8) 및 트리거전극쌍(30,36)들을 구비하고, 하부기판(14) 상에는 어드레스전극(16)을 구비한다. 주사/서스테인전극(5), 공통서스테인전극(8) 및 트리거전극쌍(30,36)은 투명전극(4,7,28,34)과 버스전극(3,6,26,32)으로 구성된다. 주사/서스테인전극(5) 및 공통서스테인전극(8) 사이에 설치된 트리거전극쌍(30,36)이 좁은 간격으로 평행하게 배치되고, 이 전극들(5,8,30,36)이 형성된 상부기판(2)에는 상부 유전층(10)과 보호층(12)이 적층된다. 상부 유전층(10)에는 플라즈마 방전시 발생된 벽전하가 축적된다. 보호층(12)은 플라즈마 방전시 발생된 스퍼터링에 의한 상부 유전층(10)의 손상을 방지함과 아울러 2차 전자의 방출 효율을 높이게 된다. 보호층(12)으로는 통상 산화마그네슘(MgO)이 이용된다. 어드레스전극(16)이 형성된 하부기판(14) 상에는 하부 유전층(18), 격벽(20)이 형성되며, 하부 유전층(18)과 격벽(20) 표면에는 형광체층(22)이 도포된다. 어드레스전극(16)은 주사/서스테인전극(5), 공통서스테인전극(8) 및 트리거전극쌍(30,36)들과 교차되는 방향으로 형성된다. 격벽(20)은 어드레스전극(16)과 나란하게 형성되어 방전에 의해 생성된 자외선 및 가시광이 인접한 방전셀에 누설되는 것을 방지한다. 형광체층(22)은 플라즈마 방전시 발생된 자외선에 의해 여기되어 적색, 녹색 또는 청색 중 어느 하나의 가시광선을 발생하게 된다. 상/하판(1,13)과 격벽(20) 사이에 마련된 방전공간(24)에는 가스방전을 위한 불활성 가스가 주입된다.Referring to FIG. 2, a discharge cell of a five-electrode PDP includes a scan / sustain electrode 5, a common sustain electrode 8, and trigger electrode pairs 30 and 36 on an upper substrate 2, and a lower substrate ( On the 14, an address electrode 16 is provided. The scan / sustain electrode 5, the common sustain electrode 8, and the trigger electrode pairs 30, 36 are composed of transparent electrodes 4, 7, 28, 34 and bus electrodes 3, 6, 26, 32. . The upper substrate on which the trigger electrode pairs 30 and 36 provided between the scan / sustain electrode 5 and the common sustain electrode 8 are arranged in parallel at a narrow interval, and the electrodes 5, 8, 30 and 36 are formed. In (2), the upper dielectric layer 10 and the protective layer 12 are laminated. Wall charges generated during plasma discharge are accumulated in the upper dielectric layer 10. The protective layer 12 prevents damage to the upper dielectric layer 10 due to sputtering generated during plasma discharge and increases emission efficiency of secondary electrons. As the protective layer 12, magnesium oxide (MgO) is usually used. The lower dielectric layer 18 and the partition wall 20 are formed on the lower substrate 14 on which the address electrode 16 is formed, and the phosphor layer 22 is coated on the surfaces of the lower dielectric layer 18 and the partition wall 20. The address electrode 16 is formed in the direction crossing the scan / sustain electrode 5, the common sustain electrode 8, and the trigger electrode pairs 30 and 36. The partition wall 20 is formed in parallel with the address electrode 16 to prevent ultraviolet rays and visible light generated by the discharge from leaking to the adjacent discharge cells. The phosphor layer 22 is excited by ultraviolet rays generated during plasma discharge to generate visible light of any one of red, green, and blue. Inert gas for gas discharge is injected into the discharge space 24 provided between the upper and lower plates 1 and 13 and the partition wall 20.
빛이 방출되는 과정을 간략히 설명하면, 먼저 패널의 모든 방전셀들을 초기화 하기 위해서 모든 방전셀들의 내부에 배치된 주사/서스테인전극(5)이나 트리거 전극쌍(30,36)중 어느하나에 리셋펄스가 공급되어 리셋방전이 일어난다. 리셋방전 시에는 방전셀 별로 벽전하들이 생성되어 뒤이어지는 어드레스방전에 필요한 방전전압을 낮추게 된다. 그 다음 주사/서스테인전극(5)에 주사펄스가 공급되고, 이에 동기되어 어드레스전극(16)에 데이터 펄스가 인가됨으로써 두 전극 간에 어드레스방전이 일어나 상/하부 유전층(10,18)에 벽전하가 형성된다. 어드레스방전에 의해 선택된 방전셀들에서는 주사/서스테인전극(5)과 공통서스테인전극(8) 사이에 설치된 트리거전극쌍(30,36)이 서스테인 기간 중에 교류 펄스전압인 트리거 펄스전압에 응답하여 보조방전을 일으킨다. 보조방전이 일어난 직후, 주사/서스테인전극(5)과 공통서스테인전극(8)에는 서스테인펄스가 공급된다. 그러면 주사/서스테인전극(5)과 공통서스테인전극(8)은 보조방전에 의해 방전셀 내에 축적된 벽전하와 서스테인펄스에 의한 전압차에 의해 셀 내의 중앙부에서 방전을 일으킬 수 있게 된다. 이러한 서스테인방전은 서스테인펄스와 트리거펄스에 의해 연속적으로 발생된다.Briefly describing the light emission process, first, the reset pulse to either the scan / sustain electrode 5 or the trigger electrode pairs 30 and 36 disposed inside all the discharge cells in order to initialize all the discharge cells of the panel. Is supplied to reset discharge. During the reset discharge, wall charges are generated for each discharge cell to lower the discharge voltage required for the subsequent address discharge. Then, a scan pulse is supplied to the scan / sustain electrode 5, and a data pulse is applied to the address electrode 16 in synchronization with the scan / sustain electrode 5 so that an address discharge occurs between the two electrodes. Is formed. In the discharge cells selected by the address discharge, the trigger electrode pairs 30 and 36 provided between the scan / sustain electrode 5 and the common sustain electrode 8 respond to an auxiliary discharge in response to the trigger pulse voltage, which is an AC pulse voltage, during the sustain period. Causes Immediately after the auxiliary discharge occurs, sustain pulses are supplied to the scan / sustain electrode 5 and the common sustain electrode 8. Then, the scan / sustain electrode 5 and the common sustain electrode 8 can generate a discharge in the center part of the cell by the wall charge accumulated in the discharge cell by the auxiliary discharge and the voltage difference caused by the sustain pulse. Such sustain discharge is continuously generated by the sustain pulse and the trigger pulse.
이러한 본 발명에 따른 PDP는 도 3과 같이 서스테인방전시 방전셀의 중앙부에서 집중적으로 일어나게 된다. 그러나 이와 같은 구조를 가진 PDP는 서스테인 방전에서 발생한 에너지 중 일부만이 형광체를 여기시키는 문제점이 있다. 다시 말하여, 서스테인방전시 발생한 에너지 중 일부만이 형광체를 여기시키고 형광체 여기 에너지 이외의 에너지는 전극들에 흐르는 과다전류로 나타나게 된다. 그 결과, 종래의 PDP는 소비전력이 크고 방전 및 발광효율이 낮아지게 된다. 이러한 문제점을 해결하는 방안으로 도 4를 결부하여 설명하기로 한다.The PDP according to the present invention is concentrated in the center of the discharge cell during the sustain discharge as shown in FIG. However, the PDP having such a structure has a problem in that only a part of the energy generated from the sustain discharge excites the phosphor. In other words, only a part of the energy generated during the sustain discharge excites the phosphor, and energy other than the phosphor excitation energy appears as an excessive current flowing through the electrodes. As a result, the conventional PDP has high power consumption and low discharge and luminous efficiency. As a solution to this problem will be described with reference to FIG.
도 4는 본 발명의 실시예에 따른 PDP의 상판에 배치된 전극들을 나타내고 있다.4 illustrates electrodes disposed on a top plate of a PDP according to an embodiment of the present invention.
도 4를 참조하면, 본 발명에 따른 PDP는 방전셀의 양쪽 경계부에 나란하게 형성되고 투명전극(40,42,60,62)과 금속버스전극(38,58)을 포함한 주사/서스테인전극(44) 및 공통 서스테인전극(64)과, 주사/서스테인전극(44)과 공통서스테인전극(64) 사이에 좁은 간격으로 나란하게 형성되고 투명전극(48,54)과 금속버스전극(46,52)을 포함한 트리거전극쌍(50,56)을 구비한다. 서스테인전극쌍(44,64)의 투명전극(40,42,60,62)은 서스테인 방전이 방전셀의 양쪽 가장자리에서 발생되도록 방전셀의 양쪽 경계부에 분리되게 패터닝된다. 이에 따라, 서스테인전극쌍(44,64)의 간격은 방전셀의 중앙부와 가장자리에서 다르게 된다. 즉, 서스테인전극쌍(44,64)은 방전셀의 중앙부에서 넓은 간격으로 이격되는 반면에 방전셀의 양쪽 가장자리에서 상대적으로 좁은 간격으로 이격된다. 트리거전극쌍(50,56)의 투명전극(48,54)은 어드레스전극과의 교차부에 배치되어 방전셀의 중앙부에만 형성되게끔 패터닝된다. 이에 따라 트리거전극쌍(50,56)의 투명전극(48,54)이 방전셀 내에서 차지하는 면적은 작기 때문에 종래의 트리거전극쌍보다 낮은 유전상수와 캐패시턴스값을 가지게 된다. 그 결과, 트리거전극쌍(50,56)의 높은 유전상수와 캐패시턴스로 인한 누설전류를 줄일 수 있게 되고 트리거전극쌍(50,56)에 인가되는 전류값을 줄일 수 있게 된다. 또한 트리거전극쌍(50,56)의 투명전극(48,54)이 방전셀의 중앙부에만 위치하기 때문에 양쪽 가장자리에 위치한 서스테인전극쌍(44,64)이 효과적으로 서스테인방전을 일으킬 수 있다.Referring to FIG. 4, the PDP according to the present invention is formed side by side at both edges of a discharge cell and includes a scan / sustain electrode 44 including transparent electrodes 40, 42, 60, and 62 and metal bus electrodes 38 and 58. ) And the common sustain electrode 64 and the scan / sustain electrode 44 and the common sustain electrode 64 are formed side by side at a narrow interval, and the transparent electrodes 48 and 54 and the metal bus electrodes 46 and 52 are formed side by side. Trigger electrode pairs 50 and 56 are included. The transparent electrodes 40, 42, 60 and 62 of the sustain electrode pairs 44 and 64 are separately patterned at both edges of the discharge cells so that sustain discharge is generated at both edges of the discharge cells. Accordingly, the distance between the sustain electrode pairs 44 and 64 is different at the center and the edge of the discharge cell. That is, the sustain electrode pairs 44 and 64 are spaced apart at a wide interval at the center of the discharge cell, while at a relatively narrow gap at both edges of the discharge cell. The transparent electrodes 48 and 54 of the trigger electrode pairs 50 and 56 are disposed at intersections with the address electrodes and are patterned to be formed only at the center of the discharge cell. Accordingly, since the transparent electrodes 48 and 54 of the trigger electrode pairs 50 and 56 occupy a small area in the discharge cell, they have a lower dielectric constant and capacitance than the conventional trigger electrode pairs. As a result, the leakage current due to the high dielectric constant and capacitance of the trigger electrode pairs 50 and 56 can be reduced, and the current value applied to the trigger electrode pairs 50 and 56 can be reduced. In addition, since the transparent electrodes 48 and 54 of the trigger electrode pairs 50 and 56 are located only at the center of the discharge cell, the sustain electrode pairs 44 and 64 located at both edges can effectively cause sustain discharge.
이러한 구조를 가진 본 발명에 따른 PDP는 먼저 패널의 모든 방전셀들을 초기화 하기 위해서 모든 방전셀들의 내부에 배치된 주사/서스테인전극(44)이나 트리거 전극쌍(50,56)중 어느하나에 리셋펄스가 공급되어 리셋방전이 일어난다. 리셋방전 시에는 방전셀 별로 벽전하들이 생성되어 뒤이어지는 어드레스방전에 필요한 방전전압을 낮추게 된다. 그 다음 주사/서스테인전극(44)에 주사펄스가 공급되고, 이에 동기되어 어드레스전극에 데이터 펄스가 인가됨으로써 두 전극 간에 어드레스 방전이 일어나 상/하부 유전층에 벽전하가 형성된다. 이렇게 형성된 벽전하들은 서스테인방전 및 보조방전에 필요한 방전전압을 낮추게 된다. 어드레스 방전에 의해 선택된 방전셀들에서는 주사/서스테인전극(44)과 공통서스테인전극(64) 사이에 설치된 트리거 전극쌍(50,56)이 방전셀의 중앙부에 위치하여 서스테인 기간 중에 교류 펄스전압인 트리거 펄스전압을 공급받아 보조방전을 일으킨다. 이러한 방전과정에서 벽전하는 트리거전극쌍(50,56)에 형성되고 공간전하는 방전이 일어난 셀의 전 공간으로 확산된다. 트리거전극쌍(50,56)의 양측의 외곽부에서 상호 넓은 간격으로 배치된 주사/서스테인전극(44)과 공통서스테인전극(64)은 교번적으로 트리거전극쌍(50,56) 중 하나와 소정 레벨의 교류 펄스전압을 동시에 공급 받는다. 교류 펄스전압을 공급받은 주사/서스테인전극(44)과 공통서스테인전극(64)은 보조방전에 의해 형성된 공간전하와 트리거전극쌍(50,56)의 벽전하를 이용하여 방전셀의 양쪽 가장자리에서 동시에 복수 서스테인방전을 일으킨다. 이러한 서스테인방전은 서스테인펄스와 트리거펄스에 의해 연속적으로 발생된다.The PDP according to the present invention having such a structure first resets the pulse to either the scan / sustain electrode 44 or the trigger electrode pairs 50 and 56 disposed inside all the discharge cells in order to initialize all the discharge cells of the panel. Is supplied to reset discharge. During the reset discharge, wall charges are generated for each discharge cell to lower the discharge voltage required for the subsequent address discharge. Then, a scan pulse is supplied to the scan / sustain electrode 44, and a data pulse is applied to the address electrode in synchronization with the scan pulse, thereby causing address discharge between the two electrodes to form wall charges in the upper and lower dielectric layers. The wall charges thus formed lower the discharge voltage required for sustain discharge and auxiliary discharge. In the discharge cells selected by the address discharge, the trigger electrode pairs 50 and 56 provided between the scan / sustain electrode 44 and the common sustain electrode 64 are located in the center of the discharge cell, and thus the trigger is an AC pulse voltage during the sustain period. It receives pulse voltage and causes secondary discharge. In this discharge process, wall charges are formed on the trigger electrode pairs 50 and 56 and space charges are diffused into the entire space of the cell where the discharge has occurred. The scan / sustain electrode 44 and the common sustain electrode 64 which are arranged at wide intervals on both outer sides of the trigger electrode pairs 50 and 56 alternately with one of the trigger electrode pairs 50 and 56. AC pulse voltage of level is supplied simultaneously. The scan / sustain electrode 44 and the common sustain electrode 64 supplied with the AC pulse voltage simultaneously use the space charge formed by the auxiliary discharge and the wall charges of the trigger electrode pairs 50 and 56 at the same time on both edges of the discharge cell. Causes multiple sustain discharges. Such sustain discharge is continuously generated by the sustain pulse and the trigger pulse.
이와 같이, 본 발명에 따른 PDP는 방전셀 내에서 트리거전극쌍의 투명전극을 사이에 두고 양쪽 가장자리에서 동시에 복수 서스테인방전이 일어난다. 따라서 서스테인방전시 발생되는 에너지는 방전셀 내의 양쪽 가장자리로 분산되어 형광체를 여기 시키기 때문에 전극들 쪽으로 귀환하는 에너지에 의해 나타나는 과다전류가 최소화 된다. 그 결과 PDP의 소비전력이 줄어들고 방전 및 발광효율이 높아지는장점이 있다.As described above, in the PDP according to the present invention, a plurality of sustain discharges occur simultaneously at both edges with transparent electrodes of a pair of trigger electrodes interposed therebetween. Therefore, the energy generated during the sustain discharge is distributed to both edges in the discharge cell to excite the phosphor, thereby minimizing the excessive current caused by the energy returning to the electrodes. As a result, the power consumption of the PDP is reduced and discharge and luminous efficiency are increased.
상술한 바와 같이, 본 발명에 따른 PDP 및 그 구동방법은 방전셀 내에서 트리거전극쌍의 투명전극을 사이에 두고 양쪽 가장자리에서 동시에 복수 서스테인방전이 일어난다. 따라서 서스테인방전시 발생되는 에너지는 방전셀 내의 양쪽 가장자리로 분산되어 형광체를 여기 시키기 때문에 효율적으로 형광체를 여기시키게 된다. 이에 따라, 방전 및 발광효율이 증대되고 전극들 쪽으로 귀환하는 에너지에 의해 나타나는 과다전류가 최소화된다. 본 발명에 따른 PDP 및 그 구동방법은 종래에 대비하여 소비전력이 줄어들게 됨은 물론 휘도가 향상된다.As described above, the PDP and the driving method thereof according to the present invention simultaneously generate a plurality of sustain discharges at both edges with the transparent electrodes of the trigger electrode pair interposed in the discharge cells. Therefore, the energy generated during the sustain discharge is dispersed at both edges of the discharge cell to excite the phosphor, thereby efficiently exciting the phosphor. As a result, discharge and luminous efficiency are increased, and excessive current caused by energy returning to the electrodes is minimized. In the PDP and the driving method thereof according to the present invention, the power consumption is reduced as well as the luminance is improved as compared with the conventional method.
이상 설명한 내용을 통해 당업자라면 본 발명의 기술사상을 일탈하지 아니하는 범위에서 다양한 변경 및 수정이 가능함을 알 수 있을 것이다. 따라서, 본 발명의 기술적 범위는 명세서의 상세한 설명에 기재된 내용으로 한정되는 것이 아니라 특허 청구의 범위에 의해 정하여 져야만 할 것이다.Those skilled in the art will appreciate that various changes and modifications can be made without departing from the technical spirit of the present invention. Therefore, the technical scope of the present invention should not be limited to the contents described in the detailed description of the specification but should be defined by the claims.
Claims (5)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020000005458A KR100351465B1 (en) | 2000-02-03 | 2000-02-03 | Plasma Display Panel and Method Of Driving The Same |
| US09/775,640 US6819307B2 (en) | 2000-02-03 | 2001-02-05 | Plasma display panel and driving method thereof |
| JP2001028088A JP3984794B2 (en) | 2000-02-03 | 2001-02-05 | Plasma display panel and driving method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020000005458A KR100351465B1 (en) | 2000-02-03 | 2000-02-03 | Plasma Display Panel and Method Of Driving The Same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20010077576A KR20010077576A (en) | 2001-08-20 |
| KR100351465B1 true KR100351465B1 (en) | 2002-09-05 |
Family
ID=19644215
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020000005458A KR100351465B1 (en) | 2000-02-03 | 2000-02-03 | Plasma Display Panel and Method Of Driving The Same |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR100351465B1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100453161B1 (en) * | 2001-10-24 | 2004-10-15 | 엘지전자 주식회사 | Plasma Display Panel and Driving Method Thereof and Fabricating Method of lower Plate Thereof |
-
2000
- 2000-02-03 KR KR1020000005458A patent/KR100351465B1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR20010077576A (en) | 2001-08-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3641240B2 (en) | Plasma display panel and driving method thereof | |
| JP3984794B2 (en) | Plasma display panel and driving method thereof | |
| KR100426186B1 (en) | Plasma display Panel and Driving Method Thereof | |
| KR100351465B1 (en) | Plasma Display Panel and Method Of Driving The Same | |
| KR100326882B1 (en) | Plasma Display Panel and Discharging Method of The Same | |
| KR100700516B1 (en) | Plasma Display Panel | |
| KR100315125B1 (en) | Plasma Display Panel | |
| KR100397431B1 (en) | Plasma Display Panel and Driving Method thereof | |
| KR100378619B1 (en) | Driving Method of Plasma Display Panel | |
| KR100366946B1 (en) | Plasma Display Panel | |
| KR100366939B1 (en) | Electrodes in Plasma Display Panel | |
| KR100324261B1 (en) | Plasma Display Panel and Method of Driving the same | |
| KR100353953B1 (en) | Plasma Display Panel | |
| KR20020001181A (en) | Plasma Display Panel With electrode of Ladder Pattern Form | |
| KR100340439B1 (en) | Electrode Structure in Plasma Display Panel | |
| KR100348964B1 (en) | Plasma Display Panel inserted Floating Electrode | |
| KR20030026777A (en) | Plasma display panel | |
| JP2001076627A (en) | Plasma display panel | |
| KR100456145B1 (en) | Plasma Display Panel | |
| KR100456139B1 (en) | Plasma display panel | |
| KR100400373B1 (en) | Plasma Display Panel | |
| KR100389020B1 (en) | Plasma Display Panel | |
| KR100421488B1 (en) | Plasma Display Panel | |
| KR100400378B1 (en) | Plasma Display Panel | |
| JP2001093426A (en) | Ac type plasma display panel and drive method of the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20100630 Year of fee payment: 9 |
|
| LAPS | Lapse due to unpaid annual fee |