JPS647534A - System of connecting integrated circuit device for testing - Google Patents

System of connecting integrated circuit device for testing

Info

Publication number
JPS647534A
JPS647534A JP62163731A JP16373187A JPS647534A JP S647534 A JPS647534 A JP S647534A JP 62163731 A JP62163731 A JP 62163731A JP 16373187 A JP16373187 A JP 16373187A JP S647534 A JPS647534 A JP S647534A
Authority
JP
Japan
Prior art keywords
input
output pads
test
circuit blocks
testing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62163731A
Other languages
English (en)
Inventor
Kiyoshi Takemori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62163731A priority Critical patent/JPS647534A/ja
Publication of JPS647534A publication Critical patent/JPS647534A/ja
Pending legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
JP62163731A 1987-06-29 1987-06-29 System of connecting integrated circuit device for testing Pending JPS647534A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62163731A JPS647534A (en) 1987-06-29 1987-06-29 System of connecting integrated circuit device for testing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62163731A JPS647534A (en) 1987-06-29 1987-06-29 System of connecting integrated circuit device for testing

Publications (1)

Publication Number Publication Date
JPS647534A true JPS647534A (en) 1989-01-11

Family

ID=15779595

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62163731A Pending JPS647534A (en) 1987-06-29 1987-06-29 System of connecting integrated circuit device for testing

Country Status (1)

Country Link
JP (1) JPS647534A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6486686B1 (en) 1999-10-29 2002-11-26 Nec Corporation Apparatus for testing a bare-chip LSI mounting on a printed board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6486686B1 (en) 1999-10-29 2002-11-26 Nec Corporation Apparatus for testing a bare-chip LSI mounting on a printed board

Similar Documents

Publication Publication Date Title
DE3171811D1 (en) Apparatus for the dynamic in-circuit testing of electronic digital circuit elements
US4963824A (en) Diagnostics of a board containing a plurality of hybrid electronic components
EP0388790A3 (en) Method and apparatus for testing high pin count integrated circuits
JPS6410184A (en) Multi-chip packaging construction and test thereof
JPS6469974A (en) Method and apparatus for diagnosing fault on circuit board
SE7903873L (sv) Apparat for provning av en elektrisk krets
DE3174062D1 (en) Testing embedded arrays in large scale integrated circuits
WO2005072406A3 (en) Test system and method for reduced index time
MY124258A (en) Method of testing electronic components and testing apparatus for electronic components
KR930020167A (ko) 입력/출력 접속 검사방법 및 그 장치
JPS647534A (en) System of connecting integrated circuit device for testing
DE602004008234T2 (de) Automatisches detektieren und routen von testsignalen
EP0428465A3 (en) Method and apparatus for detecting oscillator stuck faults in a level sensitive scan design (lssd) system
EP0388784A3 (en) Method and apparatus for high speed integrated circuit testing
US7089471B2 (en) Scan testing mode control of gated clock signals for flip-flops
CN102565664A (zh) 一种测试覆盖率的评估方法
CN209043946U (zh) 一种jtag链任意连接装置
CN109766292A (zh) 一种jtag接口功能复用电路
Fasang Boundary scan and its application to analog-digital ASIC testing in a board/system environment
JPS6235644A (ja) 半導体装置
JPS649378A (en) Semiconductor testing apparatus
GB8902317D0 (en) Automatic test equipment
KR930006962B1 (ko) 반도체 시험방법
JPS57178548A (en) Testing method for digital input output-device
KR940002455Y1 (ko) 레스트신호 체크용 보드가 구비된 반도체 웨이퍼 레스트장치