JPS6362893U - - Google Patents
Info
- Publication number
- JPS6362893U JPS6362893U JP15683186U JP15683186U JPS6362893U JP S6362893 U JPS6362893 U JP S6362893U JP 15683186 U JP15683186 U JP 15683186U JP 15683186 U JP15683186 U JP 15683186U JP S6362893 U JPS6362893 U JP S6362893U
- Authority
- JP
- Japan
- Prior art keywords
- display
- signal
- code signal
- input
- control unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000008054 signal transmission Effects 0.000 claims description 4
- 230000005284 excitation Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Description
第１図は本考案の一実施例の構成図、第２図は
第１図における要部の詳細図、第３図は第２図に
おける要部の動作を説明するためのタイムチヤー
ト、第４図は従来の表示装置の構成図である。
３……制御部、４……表示コード信号、５……
番号コード信号、６ａ，６ｂ，６ｃ……番号コー
ド信号伝送線、７……第１入力端子、７ａ〜７ｅ
……要素端子、１２ａ〜１２ｅ……第１信号処理
部、１３ａ，１３ｂ……第２入力端子、１８……
第２信号処理部。
Fig. 1 is a configuration diagram of an embodiment of the present invention, Fig. 2 is a detailed view of the main parts in Fig. 1, Fig. 3 is a time chart for explaining the operation of the main parts in Fig. 2, and Fig. 4 is a diagram showing the main parts in Fig. 1. The figure is a configuration diagram of a conventional display device. 3...Control unit, 4...Display code signal, 5...
Number code signal, 6a, 6b, 6c... Number code signal transmission line, 7... First input terminal, 7a to 7e
...Element terminals, 12a to 12e...First signal processing section, 13a, 13b...Second input terminal, 18...
Second signal processing section.
Claims (1)
複数個の表示器と、前記表示動作の態様を指定す
る並列複数ビツトの表示コード信号と前記表示器
の番号を指定する並列ｎビツトの番号コード信号
とを所定の信号周期で同時に出力する制御部とを
備えたものであつて、前記表示器は、前記表示コ
ード信号のビツト数に等しい個数の要素端子から
なりかつ前記表示コード信号が入力される第１入
力端子と、前記要素端子ごとに設けられかつ前記
要素端子に入力されている前記表示コード信号の
ビツトが表示指令状態にある場合にゲート信号が
入力されると前記表示駆動信号を出力し前記要素
端子に入力されている前記表示コード信号のビツ
トが前記表示指令状態にない場合に前記ゲート信
号が入力されると前記表示駆動信号の出力を消滅
させる第１信号処理部と、ｒ個の第２入力端子を
有しかつ前記第２入力端子のすべてに励起信号が
入力されると所定時間経過後前記ゲート信号を出
力する第２信号処理部とを備えており、また前記
番号コード信号は前記制御部に接続されたｎ本の
番号コード信号伝送路のうちの前記表示器の番号
に応じたｒ本の前記番号コード信号伝送路に前記
励起信号を前記制御部から送出することによつて
形成される信号であり、また前記第２信号処理部
の前記第２入力端子の各々は前記表示器が前記番
号コード信号によつて選択されるように前記番号
コード信号に応じたｒ本の前記番号コード信号伝
送路の各々に接続されることを特徴とする表示装
置。 a plurality of display devices that perform a predetermined display operation based on a display drive signal; a parallel multi-bit display code signal that specifies a mode of the display operation; and a parallel n-bit number code signal that specifies the number of the display device. and a control unit that simultaneously outputs at a predetermined signal cycle, the display device comprising a number of element terminals equal to the number of bits of the display code signal, and a control unit that outputs the display code signal at the same time at a predetermined signal period. 1 input terminal and the bits of the display code signal provided for each element terminal and input to the element terminal are in a display command state, and when a gate signal is input, the display drive signal is outputted. a first signal processing unit that eliminates the output of the display drive signal when the gate signal is input when the bit of the display code signal input to the element terminal is not in the display command state; and a second signal processing section having two input terminals and outputting the gate signal after a predetermined period of time when excitation signals are input to all of the second input terminals, and the number code signal is Formed by sending the excitation signal from the control unit to r number code signal transmission lines corresponding to the number of the display device among n number code signal transmission lines connected to the control unit. and each of the second input terminals of the second signal processing section outputs r numbers according to the number code signal such that the display is selected by the number code signal. A display device characterized in that it is connected to each of the code signal transmission paths.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15683186U JPS6362893U (en) | 1986-10-14 | 1986-10-14 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15683186U JPS6362893U (en) | 1986-10-14 | 1986-10-14 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6362893U true JPS6362893U (en) | 1988-04-26 |
Family
ID=31078820
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15683186U Pending JPS6362893U (en) | 1986-10-14 | 1986-10-14 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6362893U (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55155391A (en) * | 1979-05-22 | 1980-12-03 | Tokyo Shibaura Electric Co | Digital display unit |
| JPS6134594A (en) * | 1984-07-27 | 1986-02-18 | 株式会社日立製作所 | Display panel driving circuit |
-
1986
- 1986-10-14 JP JP15683186U patent/JPS6362893U/ja active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55155391A (en) * | 1979-05-22 | 1980-12-03 | Tokyo Shibaura Electric Co | Digital display unit |
| JPS6134594A (en) * | 1984-07-27 | 1986-02-18 | 株式会社日立製作所 | Display panel driving circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH03105789A (en) | Semiconductor memory device | |
| JPS6362893U (en) | ||
| JPH0554667A (en) | Memory element with mutual conversion function between serial data and parallel data | |
| JP2526042Y2 (en) | Memory / register control circuit | |
| JPS63311505A (en) | Program controller | |
| JPH05252039A (en) | Multi-channel d/a converter of 3-line serial data transfer system | |
| JPS6347625U (en) | ||
| JPH01102944U (en) | ||
| JPS5996983U (en) | Signal selection scanning circuit | |
| JPS6246913B2 (en) | ||
| JPS58119026A (en) | Input and output data transmission system of programmable controller | |
| JPH0355519U (en) | ||
| JPS627574B2 (en) | ||
| JP2000339063A (en) | Communication equipment | |
| JPS60135941U (en) | Output data reversible circuit element | |
| JPS6116658U (en) | priority transfer device | |
| JPH01127045U (en) | ||
| JPS61216192A (en) | Memory writing system | |
| JPS59119644U (en) | Gate array IC | |
| JPS6024120U (en) | line display device | |
| JPS58107677U (en) | Selective connection device | |
| JPS5857969U (en) | logging tester | |
| JPH01216859A (en) | Ic for thermal head drive | |
| JPS6013591U (en) | display control circuit | |
| JPS59161016U (en) | Display alarm setting circuit |