JPS6232517B2 - - Google Patents
Info
- Publication number
- JPS6232517B2 JPS6232517B2 JP56052949A JP5294981A JPS6232517B2 JP S6232517 B2 JPS6232517 B2 JP S6232517B2 JP 56052949 A JP56052949 A JP 56052949A JP 5294981 A JP5294981 A JP 5294981A JP S6232517 B2 JPS6232517 B2 JP S6232517B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- data
- signal
- request
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000004044 response Effects 0.000 claims description 35
- 230000005540 biological transmission Effects 0.000 claims description 23
- 230000007246 mechanism Effects 0.000 claims description 9
- 238000012544 monitoring process Methods 0.000 claims description 9
- 230000015654 memory Effects 0.000 description 36
- 238000000034 method Methods 0.000 description 19
- 230000004913 activation Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 4
- 241001071861 Lethrinus genivittatus Species 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
- Detection And Correction Of Errors (AREA)
- Debugging And Monitoring (AREA)
- Multi Processors (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56052949A JPS57168318A (en) | 1981-04-10 | 1981-04-10 | Data transmitting device |
CA000400616A CA1179069A (en) | 1981-04-10 | 1982-04-07 | Data transmission apparatus for a multiprocessor system |
DE8282103065T DE3267523D1 (en) | 1981-04-10 | 1982-04-08 | Data processing apparatus for a multiprocessor system |
KR8201547A KR880000462B1 (ko) | 1981-04-10 | 1982-04-08 | 멀티프로세서 시스템에 있어서의 데이터전송장치 |
EP82103065A EP0063334B1 (de) | 1981-04-10 | 1982-04-08 | Datenverarbeitungsgerät für ein Multiprocessing-System |
US06/366,785 US4523272A (en) | 1981-04-10 | 1982-04-08 | Bus selection control in a data transmission apparatus for a multiprocessor system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56052949A JPS57168318A (en) | 1981-04-10 | 1981-04-10 | Data transmitting device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57168318A JPS57168318A (en) | 1982-10-16 |
JPS6232517B2 true JPS6232517B2 (de) | 1987-07-15 |
Family
ID=12929123
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56052949A Granted JPS57168318A (en) | 1981-04-10 | 1981-04-10 | Data transmitting device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57168318A (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59229952A (ja) * | 1983-06-10 | 1984-12-24 | Tsubakimoto Chain Co | 信号伝送方法 |
JP2543843B2 (ja) * | 1984-04-26 | 1996-10-16 | 株式会社東芝 | マルチプロセツサシステム |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55127651A (en) * | 1979-03-23 | 1980-10-02 | Hitachi Ltd | Fault recognition system of multiprocessor system |
-
1981
- 1981-04-10 JP JP56052949A patent/JPS57168318A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55127651A (en) * | 1979-03-23 | 1980-10-02 | Hitachi Ltd | Fault recognition system of multiprocessor system |
Also Published As
Publication number | Publication date |
---|---|
JPS57168318A (en) | 1982-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4523272A (en) | Bus selection control in a data transmission apparatus for a multiprocessor system | |
US5146607A (en) | Method and apparatus for sharing information between a plurality of processing units | |
US4961140A (en) | Apparatus and method for extending a parallel synchronous data and message bus | |
US4982321A (en) | Dual bus system | |
US5666515A (en) | Information processing system having multiple modules and a memory on a bus, where any module can lock an addressable portion of the memory by sending retry signals to other modules that try to read at the locked address | |
US5634037A (en) | Multiprocessor system having a shared memory with exclusive access for a requesting processor which is maintained until normal completion of a process and for retrying the process when not normally completed | |
JPH0246974B2 (de) | ||
US5822777A (en) | Dual bus data storage system having an addressable memory with timer controller fault detection of data transfer between the memory and the buses | |
US4612542A (en) | Apparatus for arbitrating between a plurality of requestor elements | |
US6347365B1 (en) | Data storage system having a[n] memory responsive to clock pulses produced on a bus and clock pulses produced by an internal clock | |
CA1303229C (en) | Bus adapter unit for digital data processing system | |
JPS6232517B2 (de) | ||
GB1595471A (en) | Computer system | |
EP0251686A2 (de) | Verfahren und Vorrichtung zur gemeinsamen Informationsbenutzung zwischen einer Mehrzahl von Verarbeitungseinheiten | |
US6249878B1 (en) | Data storage system | |
EP0169909B1 (de) | Hilfsspeichervorrichtung | |
US5850528A (en) | Bus timing protocol for a data storage system | |
US4630197A (en) | Anti-mutilation circuit for protecting dynamic memory | |
KR880000462B1 (ko) | 멀티프로세서 시스템에 있어서의 데이터전송장치 | |
US5954838A (en) | Data storage system having row/column address parity checking | |
JPS602710B2 (ja) | 複合計算機システム | |
US6567903B1 (en) | Data storage system having master/slave addressable memories | |
JPH07109599B2 (ja) | 処理システムの情報転送装置 | |
JPH0562384B2 (de) | ||
JPH0561812A (ja) | 情報処理システム |