JPS61111232U - - Google Patents
Info
- Publication number
- JPS61111232U JPS61111232U JP19590784U JP19590784U JPS61111232U JP S61111232 U JPS61111232 U JP S61111232U JP 19590784 U JP19590784 U JP 19590784U JP 19590784 U JP19590784 U JP 19590784U JP S61111232 U JPS61111232 U JP S61111232U
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- mos
- mos integrated
- emitter
- turned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Logic Circuits (AREA)
Description
第１図は本考案に係るインターフエイス回路の
回路図、第２図は従来のインターフエイス回路の
回路図である。
１，２……ＭＯＳ、ＩＣ，３，１３……ＭＯＳ
ＦＥＴ、４，１４……コントロール端子、９，１
６……データ読込み端子、５，１２……Ｉ／Ｏ端
子、１１……抵抗、１０……トランジスタ。
FIG. 1 is a circuit diagram of an interface circuit according to the present invention, and FIG. 2 is a circuit diagram of a conventional interface circuit. 1, 2...MOS, IC, 3, 13...MOS
FET, 4, 14...Control terminal, 9, 1
6...Data reading terminal, 5, 12...I/O terminal, 11...Resistor, 10...Transistor.
Claims (1)
れた第１のＭＯＳ集積回路と、 オン時の抵抗の大きいＭＯＳ ＦＥＴで構成さ
れた第２のＭＯＳ集積回路と、 前記第１のＭＯＳ集積回路の入／出力端子とア
ース点間にエミツタ・コレクタ路が接続され、前
記第２のＭＯＳ集積回路の入／出力端子にベース
が接続され、エミツタとベース間に抵抗が介挿接
続されるトランジスタとを具備したことを特徴と
するインターフエイス回路。[Claims for Utility Model Registration] A first MOS integrated circuit configured with a MOS FET with low resistance when turned on; a second MOS integrated circuit configured with a MOS FET with high resistance when turned on; An emitter-collector path is connected between the input/output terminal of the first MOS integrated circuit and the ground point, a base is connected to the input/output terminal of the second MOS integrated circuit, and a resistor is inserted between the emitter and the base. An interface circuit characterized by comprising a transistor to be connected.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19590784U JPS61111232U (en) | 1984-12-26 | 1984-12-26 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19590784U JPS61111232U (en) | 1984-12-26 | 1984-12-26 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS61111232U true JPS61111232U (en) | 1986-07-14 |
Family
ID=30753526
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19590784U Pending JPS61111232U (en) | 1984-12-26 | 1984-12-26 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61111232U (en) |
-
1984
- 1984-12-26 JP JP19590784U patent/JPS61111232U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61111232U (en) | ||
| JPS582018U (en) | power circuit | |
| JPS6034620U (en) | Overcurrent protection circuit | |
| JPS6112122U (en) | power protection circuit | |
| JPS6020625U (en) | Stabilized power supply circuit | |
| JPS5866712U (en) | Muting circuit | |
| JPH0273827U (en) | ||
| JPS5832509U (en) | constant voltage circuit | |
| JPS5810113U (en) | integrated circuit | |
| JPS6147536U (en) | MOSFET excitation circuit | |
| JPS611930U (en) | ECL circuit | |
| JPS58152071U (en) | signal control circuit | |
| JPS5857289U (en) | switching regulator | |
| JPH029451U (en) | ||
| JPS59195818U (en) | temperature compensation circuit | |
| JPS6030635U (en) | flip flop circuit | |
| JPS6138953U (en) | Input protection circuit for integrated circuit components | |
| JPS5942646U (en) | input circuit | |
| JPS60172434U (en) | Malfunction prevention circuit at startup | |
| JPS6137634U (en) | switching circuit | |
| JPS6052716U (en) | current circuit | |
| JPH02100327U (en) | ||
| JPS60116726U (en) | electronic volume | |
| JPS6019233U (en) | switch circuit | |
| JPS60177508U (en) | FM receiver AGC circuit |