JPS582018U - power circuit - Google Patents

power circuit

Info

Publication number
JPS582018U
JPS582018U JP9397381U JP9397381U JPS582018U JP S582018 U JPS582018 U JP S582018U JP 9397381 U JP9397381 U JP 9397381U JP 9397381 U JP9397381 U JP 9397381U JP S582018 U JPS582018 U JP S582018U
Authority
JP
Japan
Prior art keywords
transistor
emitter
base
collector
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9397381U
Other languages
Japanese (ja)
Inventor
俊男 田中
Original Assignee
株式会社東芝
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社東芝 filed Critical 株式会社東芝
Priority to JP9397381U priority Critical patent/JPS582018U/en
Publication of JPS582018U publication Critical patent/JPS582018U/en
Pending legal-status Critical Current

Links

Landscapes

  • Continuous-Control Power Sources That Use Transistors (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の電源回路を示す回路図、第2図はこの考
案の一実施例を示す回路図である。 11.12・・・・・・整流回路、15.16・・曲負
荷回路、T、1〜Tr7・・・・・・トランジスタ、R
1〜R1o・・・・・・抵抗。
FIG. 1 is a circuit diagram showing a conventional power supply circuit, and FIG. 2 is a circuit diagram showing an embodiment of this invention. 11.12... Rectifier circuit, 15.16... Curved load circuit, T, 1 to Tr7... Transistor, R
1~R1o...Resistance.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] それぞれ正、負の整流出力を得る第1、第2の整流回路
と、第1の整流回路の出力端と第1の負荷回路間にエミ
ッタ・コレクタ路が接続された第1の制御トランジスタ
と、この第1の制御トランジスタの出力電圧を分圧して
取出すための抵抗分圧回路と、前記第1の制御トランジ
スタのベースにコレクタが接続され、前記分圧回路にベ
ースが接続され、エミッタが基準電圧源に接続された第
1の誤差増幅トランジスタと、この第1の誤差増幅トラ
ンジスタのエミッタに抵抗を介してコレクタが接続され
た第3のトランジスタと、前記第2の整流回路の出力端
と第2の負荷回路間にエミッタ・コレクタ路が接続され
た第2の制御トランジスタと、この第2の制御トランジ
スタの出力電圧を分圧して取出すための抵抗分圧回路と
、前記第2の制御トランジスタのベースにコレクタが接
続され、前記分圧回路にベースが接続され、エミッタが
基準電圧源に接続された第2の誤差増幅トランジスタと
、この第2の誤差増幅トランジスタのエミッタに抵抗を
介してコレクタが接続された第  −6のトランジスタ
と、前記第6のトランジスタのベース、および第3のト
ランジスタのエミッタを接地電位に接続し、該第3のト
ランジスタのベーースと第6のトランジスタのエミッタ
にコレクタ出力を供給し、ベースには制御信号が加えら
れ、前記第3、第6のトランジスタをオン・オフ制御す
る第7のトランジスタとを具備したことを特徴とする電
源回路。
first and second rectifier circuits that obtain positive and negative rectifier outputs, respectively; a first control transistor with an emitter-collector path connected between the output terminal of the first rectifier circuit and a first load circuit; A resistive voltage divider circuit for dividing and extracting the output voltage of the first control transistor, a collector connected to the base of the first control transistor, a base connected to the voltage divider circuit, and an emitter connected to a reference voltage. a first error amplification transistor connected to the source; a third transistor whose collector is connected to the emitter of the first error amplification transistor via a resistor; a second control transistor with an emitter-collector path connected between the load circuits; a resistive voltage divider circuit for dividing and extracting the output voltage of the second control transistor; and a base of the second control transistor. a second error amplification transistor having a collector connected to the voltage divider circuit, a base connected to the voltage dividing circuit, and an emitter connected to a reference voltage source; and a collector connected to the emitter of the second error amplification transistor via a resistor. A -6th transistor, a base of the sixth transistor, and an emitter of the third transistor are connected to a ground potential, and a collector output is supplied to the base of the third transistor and the emitter of the sixth transistor. and a seventh transistor to which a control signal is applied to the base to control on/off of the third and sixth transistors.
JP9397381U 1981-06-25 1981-06-25 power circuit Pending JPS582018U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9397381U JPS582018U (en) 1981-06-25 1981-06-25 power circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9397381U JPS582018U (en) 1981-06-25 1981-06-25 power circuit

Publications (1)

Publication Number Publication Date
JPS582018U true JPS582018U (en) 1983-01-07

Family

ID=29888925

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9397381U Pending JPS582018U (en) 1981-06-25 1981-06-25 power circuit

Country Status (1)

Country Link
JP (1) JPS582018U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60151728A (en) * 1984-01-19 1985-08-09 Sharp Corp Power supply on/off control circuit
WO2007080828A1 (en) * 2006-01-10 2007-07-19 Rohm Co., Ltd. Negative output regulator circuit and electric device using same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60151728A (en) * 1984-01-19 1985-08-09 Sharp Corp Power supply on/off control circuit
WO2007080828A1 (en) * 2006-01-10 2007-07-19 Rohm Co., Ltd. Negative output regulator circuit and electric device using same

Similar Documents

Publication Publication Date Title
JPS582018U (en) power circuit
JPS59128573U (en) Overcurrent detection circuit
JPS6052716U (en) current circuit
JPS5999636U (en) Excessive input voltage protection circuit
JPS5939541U (en) power switch circuit
JPS6053065U (en) voltage comparison circuit
JPS5893013U (en) Output transistor current limit circuit
JPS58129518U (en) constant current circuit
JPS59122560U (en) rectifier circuit
JPS5866712U (en) Muting circuit
JPS5861527U (en) signal gain control circuit
JPS5946017U (en) Push-pull amplifier bias circuit
JPS586465U (en) sink tip clamp circuit
JPS5992914U (en) Overcurrent prevention device for stabilized power supply circuit
JPS6027510U (en) Muting control circuit
JPS588208U (en) constant current circuit
JPS5996915U (en) gain control amplifier
JPS5863615U (en) Power supply detection circuit that also serves as a stabilized power supply
JPS60139324U (en) DC amplifier bias circuit
JPS59126320U (en) constant voltage circuit
JPS6030635U (en) flip flop circuit
JPS60101809U (en) Detection circuit
JPS5854120U (en) Amplifier circuit protection circuit
JPS5967019U (en) bias circuit
JPS6123783U (en) Gamma correction circuit