JPS60180137U - timer circuit - Google Patents
timer circuitInfo
- Publication number
- JPS60180137U JPS60180137U JP1984066949U JP6694984U JPS60180137U JP S60180137 U JPS60180137 U JP S60180137U JP 1984066949 U JP1984066949 U JP 1984066949U JP 6694984 U JP6694984 U JP 6694984U JP S60180137 U JPS60180137 U JP S60180137U
- Authority
- JP
- Japan
- Prior art keywords
- resistor
- diode
- timer circuit
- capacitor
- connection point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Pulse Circuits (AREA)
- Electronic Switches (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図はこの考案実施例のタイマー回路図、第2図はこ
の考案実施例のタイマー回路の動作を説 −明する
電圧波形図、第3図および第4図はそれぞれこの考案の
他の実施例回路図、第5図は従来のタイマー回路図、第
6図乃至第9図は従来のタイマー回路の動作を説明する
電圧波形図である。
R1は抵抗、C1はコンデンサ、R4は抵抗、Dlはダ
イオード、C2はコンデンサ、R2,R3は抵抗、Aは
比較回路である。 ゛Lセ用−m’
も41刀
「−一・−・−+−VccFig. 1 is a timer circuit diagram of an embodiment of this invention, Fig. 2 is a voltage waveform diagram explaining the operation of the timer circuit of an embodiment of this invention, and Figs. 3 and 4 are respectively other embodiments of this invention. As an example circuit diagram, FIG. 5 is a conventional timer circuit diagram, and FIGS. 6 to 9 are voltage waveform diagrams illustrating the operation of the conventional timer circuit. R1 is a resistor, C1 is a capacitor, R4 is a resistor, Dl is a diode, C2 is a capacitor, R2 and R3 are resistors, and A is a comparison circuit.゛Lse for -m' Mo41 sword ``-1・-・-+-Vcc
Claims (1)
た抵抗R1、コンデンサC1および抵抗R4よりなる直
列回路、およびダイオードD1およびコンデンサC2よ
りなる直列回路と、前記ダイオードD1とコンデンサC
2の接続点と低電位側電源間他方に接続された抵抗R2
およびR3よりなる直列回路と、一方の入力端を前記抵
抗R1とコンデンサC1の接続点に、他方の入力端を前
記抵抗R2,R3の接続点にそれぞれ接続した比較回路
Aとよりなることを特徴とするタイマー回路。 2 前記抵抗R4に代えてダイオードD2. D3の逆
並列接続回路を接続したことを特徴とする実用新案登録
請求の範囲第1項記載のタイマー回路。 3 、前記抵抗R1に逆方向ダイオードD4を、抵抗R
4に順方向ダイオードD5をそれぞれ並列接続したこと
を特徴とする実用新案登録請求の範囲第1項記載のタイ
マー回路。 ゛[Claims for Utility Model Registration] 1. A series circuit consisting of a resistor R1, a capacitor C1, and a resistor R4, and a series circuit consisting of a diode D1 and a capacitor C2, connected between a high potential side power source and a low potential side power source, respectively; Diode D1 and capacitor C
Resistor R2 connected to the other side between the connection point of 2 and the low potential side power supply
and R3, and a comparison circuit A having one input end connected to the connection point between the resistor R1 and the capacitor C1, and the other input end connected to the connection point between the resistors R2 and R3. A timer circuit. 2. In place of the resistor R4, a diode D2. The timer circuit according to claim 1, characterized in that a D3 anti-parallel connection circuit is connected. 3. A reverse diode D4 is connected to the resistor R1, and a reverse diode D4 is connected to the resistor R1.
4. The timer circuit according to claim 1, wherein forward diodes D5 and D5 are connected in parallel to each other.゛
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1984066949U JPS60180137U (en) | 1984-05-07 | 1984-05-07 | timer circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1984066949U JPS60180137U (en) | 1984-05-07 | 1984-05-07 | timer circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60180137U true JPS60180137U (en) | 1985-11-29 |
JPH0221808Y2 JPH0221808Y2 (en) | 1990-06-12 |
Family
ID=30600319
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1984066949U Granted JPS60180137U (en) | 1984-05-07 | 1984-05-07 | timer circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60180137U (en) |
-
1984
- 1984-05-07 JP JP1984066949U patent/JPS60180137U/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0221808Y2 (en) | 1990-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60180137U (en) | timer circuit | |
JPS60124126U (en) | Phototransistor voltage output circuit | |
JPS58127736U (en) | coupling circuit | |
JPS6066126U (en) | reset circuit | |
JPS60132018U (en) | voltage variable circuit | |
JPS6027537U (en) | transistor drive circuit | |
JPS60186719U (en) | ripple filter | |
JPS5980811U (en) | voltage stabilization circuit | |
JPS59187224U (en) | Variable limit length circuit | |
JPS60172434U (en) | Malfunction prevention circuit at startup | |
JPS58166123U (en) | limiter circuit | |
JPS5810300U (en) | pulse memory circuit | |
JPS59178730U (en) | reset circuit | |
JPS60156893U (en) | Inverter control device | |
JPS5963715U (en) | Constant voltage power supply circuit | |
JPS5950119U (en) | limiter circuit | |
JPS60142899U (en) | Memory circuit with confirmation | |
JPS59118327U (en) | Pulse transformer drive circuit | |
JPS60169935U (en) | Pulse waveform generation circuit | |
JPS5958842U (en) | reset circuit | |
JPS61331U (en) | load drive circuit | |
JPS599667U (en) | Signal line termination circuit | |
JPS6144698U (en) | Light emitting diode drive circuit | |
JPS5991040U (en) | Monostable multivibrator precharge circuit | |
JPS6133515U (en) | mixer bias circuit |