JPS59162720U - switch input circuit - Google Patents
switch input circuitInfo
- Publication number
- JPS59162720U JPS59162720U JP5661183U JP5661183U JPS59162720U JP S59162720 U JPS59162720 U JP S59162720U JP 5661183 U JP5661183 U JP 5661183U JP 5661183 U JP5661183 U JP 5661183U JP S59162720 U JPS59162720 U JP S59162720U
- Authority
- JP
- Japan
- Prior art keywords
- reference voltage
- resistor
- switch
- voltage source
- input circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Keying Circuit Devices (AREA)
- Electronic Switches (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来のスイッチ入力回路の例であり、第２乃至
第５図は本考案のスイッチ入力回路の実施例である。
１−１． １−２：スイッチ、６．７二基準電圧源、５
−１． ５−２：出力端子。FIG. 1 shows an example of a conventional switch input circuit, and FIGS. 2 to 5 show embodiments of the switch input circuit of the present invention. 1-1. 1-2: Switch, 6.7 Two reference voltage sources, 5
-1. 5-2: Output terminal.
Claims (4)
号入力段と、第１の基準電圧源と、該第１の基準電圧源
より高い電位を有する第２の基準電圧源と、該第１の基
準電圧源より低い電位を有する第３の基準電圧源とを有
し、該電１の基準電圧源から基準電圧が第１と第２のＰ
ＮＰトランジスタのベースに夫々供給され、且つ該第１
のＰＮＰトランジスタのコレクタに該第２の基準電圧源
が接続され、該第２のＰＮＰ ）ランジスタ゛のコレク
タに該第３の基準電圧源が接続されており、該信号入力
段に供給される信号を電気的信号に変換することを特徴
とするスイッチ入力回路。(1) A signal input stage including first and second switches between a power supply line and ground, a first reference voltage source, and a second reference voltage source having a higher potential than the first reference voltage source. , a third reference voltage source having a lower potential than the first reference voltage source, and the reference voltage is applied from the first reference voltage source to the first and second P.
are respectively supplied to the bases of the NP transistors, and the first
The second reference voltage source is connected to the collector of the second PNP transistor, and the third reference voltage source is connected to the collector of the second PNP transistor. A switch input circuit characterized by converting it into an electrical signal.
れ、該第１の抵抗に第１のスイッチの一端が接続され、
該第１のスイッチの他端と該第２の抵抗の他端が共通接
続され、且つ該共通接続点に第２のスイッチと第３の抵
抗が接続され、該第２のスイッチの他端に第４の抵抗が
接続され、その他端に該第３の抵抗の他端が共通接続さ
れて接地され、且つ該第１と該第２のスイッチの共通接
続点が該第２と該第３の抵抗の共通接続点に接続されて
いる実用新案登録請求の範囲第１項記載のスイッチ入力
回路。(2) in the signal input stage, first and second resistors are connected to the power supply line, one end of the first switch is connected to the first resistor;
The other end of the first switch and the other end of the second resistor are connected in common, the second switch and the third resistor are connected to the common connection point, and the other end of the second switch is connected to the other end of the second resistor. A fourth resistor is connected to the other end of the third resistor, and the other end of the third resistor is commonly connected and grounded, and the common connection point of the first and second switches is connected to the second and third resistor. The switch input circuit according to claim 1, wherein the switch input circuit is connected to a common connection point of the resistors.
請求の範囲第１項又は第２項記載のスイッチ入力回路。(3) The switch input circuit according to claim 1 or 2, wherein the switch is a transistor.
路からなる実用新案登録請求の範囲第１項記載のスイッ
チ入力回路。(4) The switch input circuit according to claim 1, wherein the first to third reference voltage sources are comprised of a series circuit of resistors.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5661183U JPS59162720U (en) | 1983-04-15 | 1983-04-15 | switch input circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5661183U JPS59162720U (en) | 1983-04-15 | 1983-04-15 | switch input circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59162720U true JPS59162720U (en) | 1984-10-31 |
| JPH0326678Y2 JPH0326678Y2 (en) | 1991-06-10 |
Family
ID=30186933
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5661183U Granted JPS59162720U (en) | 1983-04-15 | 1983-04-15 | switch input circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59162720U (en) |
-
1983
- 1983-04-15 JP JP5661183U patent/JPS59162720U/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0326678Y2 (en) | 1991-06-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59162720U (en) | switch input circuit | |
| JPS60124045U (en) | Output transistor protection circuit | |
| JPS59125116U (en) | current mirror circuit | |
| JPS60184156U (en) | multiplication circuit | |
| JPS611930U (en) | ECL circuit | |
| JPS6126350U (en) | stereo indicator circuit | |
| JPS5914419U (en) | Tuning circuit | |
| JPS59114617U (en) | power amplifier circuit | |
| JPS60172434U (en) | Malfunction prevention circuit at startup | |
| JPS60150811U (en) | buffer circuit | |
| JPS59174739U (en) | switch input circuit | |
| JPS591236U (en) | High voltage pulse generation circuit | |
| JPS6370717U (en) | ||
| JPS5996940U (en) | switching circuit | |
| JPS5925814U (en) | low frequency amplifier circuit | |
| JPS58108518U (en) | power circuit | |
| JPS6050541U (en) | Signal switching circuit | |
| JPS6019233U (en) | switch circuit | |
| JPS60172411U (en) | Balanced multiply mixer circuit | |
| JPS6039127U (en) | power circuit | |
| JPS59125170U (en) | nonlinear circuit | |
| JPS6126322U (en) | signal distribution circuit | |
| JPS59127383U (en) | switch circuit | |
| JPS5952735U (en) | matrix circuit | |
| JPS60189126U (en) | Control voltage formation circuit |