JPS5851442U - 混成集積回路装置 - Google Patents

混成集積回路装置

Info

Publication number
JPS5851442U
JPS5851442U JP1981146442U JP14644281U JPS5851442U JP S5851442 U JPS5851442 U JP S5851442U JP 1981146442 U JP1981146442 U JP 1981146442U JP 14644281 U JP14644281 U JP 14644281U JP S5851442 U JPS5851442 U JP S5851442U
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit device
hybrid integrated
semiconductor element
insulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1981146442U
Other languages
English (en)
Inventor
中村　茂美
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP1981146442U priority Critical patent/JPS5851442U/ja
Publication of JPS5851442U publication Critical patent/JPS5851442U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第１図は従来の例を示す部分平面図、第２図は本考案の
一実施例を示す部分平面図である。 １．１′・・・半導体素子、２．　２’・・・グイボン
ティング用合金またはペースト、３．　３’・・・ワイ
ヤボンドのステッチランド、４．　４’・・・ボンディ
ングワイヤ、５，５′・・・他の配線導体、６・・・半
導体素子のグイボンディングランド、７・・・印刷され
た絶縁体。

Claims (1)

    【実用新案登録請求の範囲】
  1. 厚膜印刷された絶縁基板に半導体素子を接着して成る混
    成集積回路装置に於いて、該半導体素子の搭載領域の全
    周に渡って帯状に絶縁体を形成したことを特徴とする混
    成集積回路装置。
JP1981146442U 1981-10-01 1981-10-01 混成集積回路装置 Pending JPS5851442U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1981146442U JPS5851442U (ja) 1981-10-01 1981-10-01 混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1981146442U JPS5851442U (ja) 1981-10-01 1981-10-01 混成集積回路装置

Publications (1)

Publication Number Publication Date
JPS5851442U true JPS5851442U (ja) 1983-04-07

Family

ID=29939348

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1981146442U Pending JPS5851442U (ja) 1981-10-01 1981-10-01 混成集積回路装置

Country Status (1)

Country Link
JP (1) JPS5851442U (ja)

Similar Documents

Publication Publication Date Title
JPS5827935U (ja) 混成集積回路装置
JPS5851442U (ja) 混成集積回路装置
JPS6117751U (ja) テ−プキヤリア半導体装置
JPS5996851U (ja) 半導体装置
JPS5842940U (ja) 混成集積回路装置
JPS5987143U (ja) Ｉｃチツプ用パツケ−ジ
JPS63187330U (ja)
JPS5844871U (ja) 配線基板
JPS6127338U (ja) 混成集積回路装置
JPS5840843U (ja) 樹脂封止型半導体装置
JPS60149166U (ja) 混成集積回路装置
JPS6094836U (ja) 半導体装置
JPS6061729U (ja) 半導体装置
JPS60109354U (ja) 混成集積回路装置
JPS5858374U (ja) 印刷基板
JPS59180427U (ja) ハイブリツド集積回路装置
JPS5958941U (ja) 半導体装置
JPS58120649U (ja) 半導体装置
JPS5895046U (ja) 混成集積回路
JPS5914338U (ja) 混成集積回路
JPS58180661U (ja) 電子回路基板
JPS60167345U (ja) 樹脂封止半導体装置
JPS59121840U (ja) Ｉｃチツプ用パツケ−ジ
JPS6081664U (ja) 集積回路パツケ−ジ
JPS58147278U (ja) 混成集積回路装置