JPS5760447A - Integrated circuit - Google Patents

Integrated circuit

Info

Publication number
JPS5760447A
JPS5760447A JP55136274A JP13627480A JPS5760447A JP S5760447 A JPS5760447 A JP S5760447A JP 55136274 A JP55136274 A JP 55136274A JP 13627480 A JP13627480 A JP 13627480A JP S5760447 A JPS5760447 A JP S5760447A
Authority
JP
Japan
Prior art keywords
test
outputted
memory
port
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55136274A
Other languages
Japanese (ja)
Other versions
JPS6116099B2 (en
Inventor
Akira Takai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55136274A priority Critical patent/JPS5760447A/en
Publication of JPS5760447A publication Critical patent/JPS5760447A/en
Publication of JPS6116099B2 publication Critical patent/JPS6116099B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
  • Microcomputers (AREA)

Abstract

PURPOSE:To prevent an increase of a memory of a testing device, and also to shorten the time required for a test, by simultaneously outputting the data corresponding t plural addresses of a program memory, in a single chip microcomputer. CONSTITUTION:When a microcomputer is executing its real operation, a test signal TEST becomes a low level, an ROM data is outputted to a bus line BUS, and is latched by a port PA. On the other hand, in case the ROM is tested, the test signal TEST becomes a high level, and ROM data DATA1, DATA2 having a 2 address portion are outputted to the bus line BUS. On the other hand, since a clock TA is provided to the port PA, the DATA1 is outputted. Also, since a clock TB is provided to a port PB, the DATA2 is outputted. The test is finished by half of the test time and half of the memory capacity, by detecting the coincidence with the timing of a sampling clock to a memory of a testing device.
JP55136274A 1980-09-30 1980-09-30 Integrated circuit Granted JPS5760447A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55136274A JPS5760447A (en) 1980-09-30 1980-09-30 Integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55136274A JPS5760447A (en) 1980-09-30 1980-09-30 Integrated circuit

Publications (2)

Publication Number Publication Date
JPS5760447A true JPS5760447A (en) 1982-04-12
JPS6116099B2 JPS6116099B2 (en) 1986-04-28

Family

ID=15171355

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55136274A Granted JPS5760447A (en) 1980-09-30 1980-09-30 Integrated circuit

Country Status (1)

Country Link
JP (1) JPS5760447A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62150441A (en) * 1985-12-23 1987-07-04 Nec Corp Single chip microcomputer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62150441A (en) * 1985-12-23 1987-07-04 Nec Corp Single chip microcomputer

Also Published As

Publication number Publication date
JPS6116099B2 (en) 1986-04-28

Similar Documents

Publication Publication Date Title
EP0262867A3 (en) Integrated circuit with memory self-test
JPS5231688A (en) Wafer scale integrated device
KR870003430A (en) Semiconductor integrated circuit device
KR870002582A (en) Semiconductor Memory with Test Pattern Generation Circuit
JPS5760447A (en) Integrated circuit
EP0382360A3 (en) Event qualified testing architecture for integrated circuits
JPS55113200A (en) Checking method for ic memory
JPS5795000A (en) Memory card testing circuit
JPS57167200A (en) Memory backup circuit
JPS55163699A (en) Testing system for memory board
JPS57172598A (en) Nonvolatile semiconductor memory
SU809185A1 (en) Device for functional testing microelectronic assemblies
JPS57111474A (en) Test system for memory printed board
JPS5717063A (en) Test circuit of microcomputer
JPS6454380A (en) Electronic circuit package with automatic testing function
JPS5452946A (en) Semiconductor element
SU1376121A2 (en) Device for recording and checking programmed read-only memory
JPS6479673A (en) Test system for ram contained lsi chip
JPS5783858A (en) Diagnosing device
JPS5798197A (en) Multiplexing memory device
JPS6484341A (en) In-circuit emulator
JPS6413477A (en) Testing device for integrated circuit
JPS56153597A (en) Mass storage device
JPS5673363A (en) Testing device of ic
JPS6464200A (en) Memory address control circuit