JPS5795000A - Memory card testing circuit - Google Patents
Memory card testing circuitInfo
- Publication number
- JPS5795000A JPS5795000A JP55171708A JP17170880A JPS5795000A JP S5795000 A JPS5795000 A JP S5795000A JP 55171708 A JP55171708 A JP 55171708A JP 17170880 A JP17170880 A JP 17170880A JP S5795000 A JPS5795000 A JP S5795000A
- Authority
- JP
- Japan
- Prior art keywords
- data
- signal
- circuit
- signals
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
PURPOSE:To improve the efficiency of a test by controlling a check on read data by determining by the width of a selected block by a CS signal for selecting a memory module in a block. CONSTITUTION:In writing operation, a signal 40 is sent from an address, write data and control signal generating part 36 to a memory card 20 to be tested. At this time, the high-order part of an address signal enters an address high- order bit multiplexer 38, where it is decoded 37 to obtain CS signals 42-45 for respective blocks. In reading operation, signals are sent out of the circuits 36 and 37 in the same way with the writing operation, but neither write data nor a write control signal is sent by the signal 40. The read data 41 of a card 20 is passed through an OR circuit 31 and a read register circuit 32 and compared with comparison data 46 by a coincidence checking and detecting circuit 33; when both of them are coincident with each other, the data is passed and when not, it is regarded as an error, sending a coincidence output 47. Then, it is inputted to read data checking circuit 34 composed of an NAND gate to be NANDed with CS signals 42-45.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55171708A JPS5795000A (en) | 1980-12-05 | 1980-12-05 | Memory card testing circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55171708A JPS5795000A (en) | 1980-12-05 | 1980-12-05 | Memory card testing circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5795000A true JPS5795000A (en) | 1982-06-12 |
Family
ID=15928198
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55171708A Pending JPS5795000A (en) | 1980-12-05 | 1980-12-05 | Memory card testing circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5795000A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100238932B1 (en) * | 1996-01-12 | 2000-03-02 | 오우라 히로시 | Multibit test pattern generator |
-
1980
- 1980-12-05 JP JP55171708A patent/JPS5795000A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100238932B1 (en) * | 1996-01-12 | 2000-03-02 | 오우라 히로시 | Multibit test pattern generator |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900006159B1 (en) | Dyanmic semiconductor memory device having a simultaneous test function for divided memory cell blooks | |
JPS5750307A (en) | Time base correcting device | |
JPS55141823A (en) | Data read-out circuit | |
KR950015397A (en) | Multi-bit Test Circuit and Method of Semiconductor Memory Device | |
KR940005697B1 (en) | Semiconductor memory device having redundant memory cells | |
GB1093518A (en) | Error detection system | |
JPS5795000A (en) | Memory card testing circuit | |
JPS573298A (en) | Memory integrated circuit | |
JPS5750308A (en) | Time base correcting device | |
JPS6152758A (en) | Memory error detecting device | |
KR100660538B1 (en) | Semiconductor memory device | |
JPS5760447A (en) | Integrated circuit | |
JPS56156981A (en) | Bubble memory device | |
SU802959A1 (en) | Information sorting device | |
JPS5712498A (en) | Integrated circuit device for memory | |
JPS56165999A (en) | Memory card multiplex test system | |
SU1513523A1 (en) | Storage with self-check | |
JPS5727342A (en) | Error checking system for error detecting correcting circuit | |
SU803009A1 (en) | Storage with replacement of faulty cells | |
JPS6464200A (en) | Memory address control circuit | |
JPS5798197A (en) | Multiplexing memory device | |
JPS5637899A (en) | Memory malfunction detection system | |
JPS5452946A (en) | Semiconductor element | |
SU1481862A1 (en) | Memory block check unit | |
JPS55139699A (en) | Error detection system of memory unit |