JPS57211628A - Controller for shared input and output loop bus of multicomputer system - Google Patents
Controller for shared input and output loop bus of multicomputer systemInfo
- Publication number
- JPS57211628A JPS57211628A JP56095248A JP9524881A JPS57211628A JP S57211628 A JPS57211628 A JP S57211628A JP 56095248 A JP56095248 A JP 56095248A JP 9524881 A JP9524881 A JP 9524881A JP S57211628 A JPS57211628 A JP S57211628A
- Authority
- JP
- Japan
- Prior art keywords
- input
- output devices
- occupation
- issued
- multicomputer system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
- Computer And Data Communications (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Small-Scale Networks (AREA)
Abstract
PURPOSE:To control the sharing of input/output devices to simplify software for common control, by giving occupation and release control functions to stations in the multicomputer system where input/output devices are shared. CONSTITUTION:Stations 140 and 141 for occupation and release processings are provided with circuits 342 and 511 where information indicating that the occupation request from another computer 12 is issued to input/output devices P1-P3, which one computer 12 occupies, are stored; and if the occupation request from another computer 12 is issued when input/output devices are occupied by one computer, timings when release requests to occupied input/output devices P1-P3 are issued are reported to all computers C1-C3 connected to a loop bus 15 by one transfer. Consequently, the sharing of input/output devices P1-P3 is controlled without providing a shared memory among computers 12 and its peripheral controlling circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56095248A JPS57211628A (en) | 1981-06-22 | 1981-06-22 | Controller for shared input and output loop bus of multicomputer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56095248A JPS57211628A (en) | 1981-06-22 | 1981-06-22 | Controller for shared input and output loop bus of multicomputer system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57211628A true JPS57211628A (en) | 1982-12-25 |
JPS614135B2 JPS614135B2 (en) | 1986-02-07 |
Family
ID=14132447
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56095248A Granted JPS57211628A (en) | 1981-06-22 | 1981-06-22 | Controller for shared input and output loop bus of multicomputer system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57211628A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6033761A (en) * | 1983-08-04 | 1985-02-21 | Amada Co Ltd | Operating system of local network system |
WO1992005489A1 (en) * | 1990-09-18 | 1992-04-02 | Fujitsu Limited | Method of nonsynchronous access to shared memory |
WO1992005490A1 (en) * | 1990-09-18 | 1992-04-02 | Fujitsu Limited | Exclusive control method for shared memory |
US6108755A (en) * | 1990-09-18 | 2000-08-22 | Fujitsu Limited | Asynchronous access system to a shared storage |
-
1981
- 1981-06-22 JP JP56095248A patent/JPS57211628A/en active Granted
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6033761A (en) * | 1983-08-04 | 1985-02-21 | Amada Co Ltd | Operating system of local network system |
WO1992005489A1 (en) * | 1990-09-18 | 1992-04-02 | Fujitsu Limited | Method of nonsynchronous access to shared memory |
WO1992005490A1 (en) * | 1990-09-18 | 1992-04-02 | Fujitsu Limited | Exclusive control method for shared memory |
US5377324A (en) * | 1990-09-18 | 1994-12-27 | Fujitsu Limited | Exclusive shared storage control system in computer system |
US6108755A (en) * | 1990-09-18 | 2000-08-22 | Fujitsu Limited | Asynchronous access system to a shared storage |
Also Published As
Publication number | Publication date |
---|---|
JPS614135B2 (en) | 1986-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930008039B1 (en) | Bus master interface circuit with transparent preemption of a data transfer operation | |
ES487173A1 (en) | Input/output controller for a data processing system. | |
ES455335A1 (en) | Shared direct memory access controller | |
JPS5837585B2 (en) | Keisan Kisouchi | |
US4691280A (en) | High performance multi-processor system | |
EP0271582B1 (en) | Bus mediation system | |
CA2067602A1 (en) | Personal computer with anticipatory memory control signalling | |
GB1148262A (en) | Digital computing system | |
JPS57211628A (en) | Controller for shared input and output loop bus of multicomputer system | |
JPS5672752A (en) | Controller for occupation of common bus line | |
US6742064B2 (en) | Programmable throttle circuit for each control device of a processing system | |
MY114652A (en) | Personal computer with local bus arbitration. | |
EP0114839B1 (en) | A high performance multi-processor system | |
JP2619385B2 (en) | DMA controller | |
JPS6280753A (en) | Bus control system | |
JPS61136159A (en) | Single chip microcomputer | |
JPS5759222A (en) | Dma data transfer system | |
JPH0215152Y2 (en) | ||
JPS59111563A (en) | Controlling system of multi-processor | |
JPS5734202A (en) | Data input and output method for electronic computer | |
JPH0652118A (en) | Controller for plural central arithmetic processing units | |
JPS6460114A (en) | Data arithmetic unit | |
JPH0354374B2 (en) | ||
JPS5783864A (en) | Multiprocessor system | |
JPH02280261A (en) | Dma controller |