JPS57201390A - Character pattern information receiver - Google Patents

Character pattern information receiver

Info

Publication number
JPS57201390A
JPS57201390A JP8608681A JP8608681A JPS57201390A JP S57201390 A JPS57201390 A JP S57201390A JP 8608681 A JP8608681 A JP 8608681A JP 8608681 A JP8608681 A JP 8608681A JP S57201390 A JPS57201390 A JP S57201390A
Authority
JP
Japan
Prior art keywords
circuit
horizontal
signal
character pattern
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8608681A
Other languages
Japanese (ja)
Other versions
JPS6157754B2 (en
Inventor
Masayoshi Hirashima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP8608681A priority Critical patent/JPS57201390A/en
Publication of JPS57201390A publication Critical patent/JPS57201390A/en
Publication of JPS6157754B2 publication Critical patent/JPS6157754B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/025Systems for the transmission of digital non-picture data, e.g. of text during the active part of a television frame

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)

Abstract

PURPOSE:To generate an output which has a constant phase relation with a horizontal synchronizing signal invariably, to generate a control signal for the reception of a character pattern multiplex signal and control signal for a memory, and to stabilize a reception state invariably, by providing the 2nd AFC and oscillating circuit in addition to circuits for horizontal deflection. CONSTITUTION:In addition to horizontal AFC and horizontal oscillating circuits 6A and 60 for deflection, horizontal AFC and horizontal oscillating circuits 15A and 150 are provided on the output side of the synchronous separating circuit 5 of a color TV receiver. Those circuits 15A and 150 supply outputs, which have constant phase relations with a horizontal synchronizing signal invariably, to a write clock generating circuit 9. This circuit 9 applies a clock for sampling a received character pattern information signal to a memory control processing circuit 10, and also applies the signal obtained by converting a received detected waveform from a slicing circuit 8 into a binary signal. The circuit 10 generates a control signal for character pattern reception and that for the writing of a memory 12, and by the output of a readout clock generating circuit 11 which inputs the clock of the circuit 60, a readout control signal for the memory 12 is generated.
JP8608681A 1981-06-03 1981-06-03 Character pattern information receiver Granted JPS57201390A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8608681A JPS57201390A (en) 1981-06-03 1981-06-03 Character pattern information receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8608681A JPS57201390A (en) 1981-06-03 1981-06-03 Character pattern information receiver

Publications (2)

Publication Number Publication Date
JPS57201390A true JPS57201390A (en) 1982-12-09
JPS6157754B2 JPS6157754B2 (en) 1986-12-08

Family

ID=13876890

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8608681A Granted JPS57201390A (en) 1981-06-03 1981-06-03 Character pattern information receiver

Country Status (1)

Country Link
JP (1) JPS57201390A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6016781A (en) * 1983-07-08 1985-01-28 Sharp Corp Character broadcast receiver
JPS60121840A (en) * 1983-12-05 1985-06-29 Matsushita Electric Ind Co Ltd Time-division multiple signal transmission system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6016781A (en) * 1983-07-08 1985-01-28 Sharp Corp Character broadcast receiver
JPS60121840A (en) * 1983-12-05 1985-06-29 Matsushita Electric Ind Co Ltd Time-division multiple signal transmission system

Also Published As

Publication number Publication date
JPS6157754B2 (en) 1986-12-08

Similar Documents

Publication Publication Date Title
JPS53148317A (en) Error correction unit for time axis
JPS5340211A (en) Video signal processing circuit
ES476074A1 (en) Line oscillator synchronizing circuit
GB1426830A (en) Circuit arrangement for generating a control signal for the field output stage in a tleevision receiver
GB1516040A (en) Digital data transmission system
JPS57201390A (en) Character pattern information receiver
EP0166428A3 (en) Time base error compensation device for video signal reproducing apparatus
EP0218402A3 (en) A sampling clock phase correction circuit
US3466387A (en) Sound demodulator for television receiver
JPS5377102A (en) Fm stereo demodulating circuit
JPS57201387A (en) Character pattern information receiver
GB1001747A (en) Improvements in and relating to information pulse transmission systems
JPS5384670A (en) Demodulating system for multilevel carrier digital signal
KR900007247A (en) Satellite receiver and TV signal processing circuit
JPS57133782A (en) Clock reproducing device
JPS5441014A (en) Clock signal generator circuit
JPS5436122A (en) Generator for still picture signal
JPS5627579A (en) Video signal processor
JPS6443872A (en) Synchronizing circuit
FR2314542A1 (en) TV image point coordination acquisition - involves photo sensitive pencil, step detector, window positioning circuit, index shifting generating circuits and video mixer
JPS5416121A (en) Receiver
JPS5498106A (en) Receiver
JPS54122024A (en) Regulator of multiple-information signal receiver
JPS53125721A (en) Video receiver
JPS5780822A (en) Synthesizer type receiver