JPS57180244A - Multiplexing system - Google Patents
Multiplexing systemInfo
- Publication number
- JPS57180244A JPS57180244A JP6335881A JP6335881A JPS57180244A JP S57180244 A JPS57180244 A JP S57180244A JP 6335881 A JP6335881 A JP 6335881A JP 6335881 A JP6335881 A JP 6335881A JP S57180244 A JPS57180244 A JP S57180244A
- Authority
- JP
- Japan
- Prior art keywords
- sets
- multiplexing
- time slot
- time slots
- bit rate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/04—Distributors combined with modulators or demodulators
- H04J3/047—Distributors with transistors or integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
PURPOSE:To realize simplification, by inputting data from an external device in synchronizing with the output of a timing pulse generator, in a multiplexing system of an input digital signal having a relation of a constant integer ratio. CONSTITUTION:When a transmission line bit rate and an input signal bit rate are M:N, N sets of transmission data time slots in M sets of time slots are provided, and in N sets of the time slot, M/N and (M/N)+1 of mutual intervals are uniformly arranged, and a plurality of input signals h1 and h2 are inputted from the external device in response to the time slots, and the input signals h1 and h2 are arranged in the time slot a1 or the time slot a2 with different phase for multiplexing. Thus, multiplexing can be made with a simple device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6335881A JPS57180244A (en) | 1981-04-28 | 1981-04-28 | Multiplexing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6335881A JPS57180244A (en) | 1981-04-28 | 1981-04-28 | Multiplexing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57180244A true JPS57180244A (en) | 1982-11-06 |
Family
ID=13226943
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6335881A Pending JPS57180244A (en) | 1981-04-28 | 1981-04-28 | Multiplexing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57180244A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5341021B2 (en) * | 1972-12-22 | 1978-10-31 |
-
1981
- 1981-04-28 JP JP6335881A patent/JPS57180244A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5341021B2 (en) * | 1972-12-22 | 1978-10-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0228214A3 (en) | Apparatus and associated methods for converting serial data pattern signals transmitted or suitable for transmission over a high speed synchronous serial transmission media, to parallel pattern output signals | |
CA2031055A1 (en) | Programmable multiplexing techniques for mapping a capacity domain into a time domain within a frame | |
ES8602328A1 (en) | Multiplexer system for automatic meter reading. | |
GB1378811A (en) | Synchronous programmable mixed format time division multiplexer | |
JPS5639694A (en) | Method and device for synchrnonizing timing in transmission of digital information signal | |
GB1498446A (en) | Time division multiplex digital transmission system | |
JPS57180244A (en) | Multiplexing system | |
GB1309754A (en) | Electrical signalling systems | |
US3295065A (en) | Pulse generator employing cascaded counters and coincidence circuitry for producing plural frequency outputs | |
US3157745A (en) | Band width comparison transmission system for recurring similar signals utilizing selective pulse indications | |
JPS5746550A (en) | Synchronizing system for data transmission between devices | |
JPS5758214A (en) | Forming circuit of data sampling clock | |
FR2336007A1 (en) | INSTALLATION FOR THE TRANSMISSION OF TELEPHONE OR DATA SIGNALS, WITH MULTIPLE SUBSCRIBERS AND WITH TIME MULTIPLEXING | |
JPS53126832A (en) | Data transmission device | |
JPS5263655A (en) | Data converting device | |
SU794765A1 (en) | Device for demodulating frequency-manipulated signals | |
JPS5775053A (en) | Transmission system for control signal of key telephone set | |
JPS53115120A (en) | Intra-office phase synchronous system | |
JPS56138366A (en) | Video signal switching device | |
JPS536547A (en) | Scanning system for data communicating line | |
JPS6448512A (en) | Sample rate converter | |
JPS56122295A (en) | Time slot converting device | |
JPS5691550A (en) | Multiplex transmitter | |
JPS528716A (en) | Synchronous system in simultaneous communication | |
ADACHI | Error rate measuring equipment of a 640 Mbits/s PCM simulator(Pseudorandom 160 Mbits/s pulse generation, and digital word synchronization, for 640 Mbit/s PCM waveguide error rate measurements) |