JPS5712469A - Buffer memory control system - Google Patents

Buffer memory control system

Info

Publication number
JPS5712469A
JPS5712469A JP8371380A JP8371380A JPS5712469A JP S5712469 A JPS5712469 A JP S5712469A JP 8371380 A JP8371380 A JP 8371380A JP 8371380 A JP8371380 A JP 8371380A JP S5712469 A JPS5712469 A JP S5712469A
Authority
JP
Japan
Prior art keywords
buffer memory
memory
desired data
control system
memory control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8371380A
Other languages
Japanese (ja)
Inventor
Yoshimi Fukumura
Shizuo Shiokawa
Kazuo Tajiri
Mitsuhiro Inagaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP8371380A priority Critical patent/JPS5712469A/en
Publication of JPS5712469A publication Critical patent/JPS5712469A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers

Abstract

PURPOSE:To eliminate cancel process of a buffer memory to the write given from a processor and then increase the performance of the constitution using a number of processors, by properly using plural buffer memories following to the control information. CONSTITUTION:A read request given from a processor 11 (or 12-14) is sent to a buffer memory 15 or a buffer memory 20 within a control part 21, and the data is read when a desired data exists in the memory 15 or 20 to be stored in a register 22. If no desired data exists on the memory, the read request is sent to a main storage device 19. Then the desired data is transferred to the memory 15 or 20 from the device 19, and at the same time the desired data is stored in the register 22.
JP8371380A 1980-06-20 1980-06-20 Buffer memory control system Pending JPS5712469A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8371380A JPS5712469A (en) 1980-06-20 1980-06-20 Buffer memory control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8371380A JPS5712469A (en) 1980-06-20 1980-06-20 Buffer memory control system

Publications (1)

Publication Number Publication Date
JPS5712469A true JPS5712469A (en) 1982-01-22

Family

ID=13810137

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8371380A Pending JPS5712469A (en) 1980-06-20 1980-06-20 Buffer memory control system

Country Status (1)

Country Link
JP (1) JPS5712469A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01107165A (en) * 1987-10-20 1989-04-25 Iwatsu Electric Co Ltd Free running circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS533217A (en) * 1976-06-28 1978-01-12 Fuji Photo Film Co Ltd Image formation

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS533217A (en) * 1976-06-28 1978-01-12 Fuji Photo Film Co Ltd Image formation

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01107165A (en) * 1987-10-20 1989-04-25 Iwatsu Electric Co Ltd Free running circuit
JPH0547071B2 (en) * 1987-10-20 1993-07-15 Iwatsu Electric Co Ltd

Similar Documents

Publication Publication Date Title
JPS6419438A (en) Hot stand-by memory copy system
JPS57105879A (en) Control system for storage device
JPS6476346A (en) Disk cache control system
EP0164972A3 (en) Shared memory multiprocessor system
JPS5712469A (en) Buffer memory control system
JPS55108027A (en) Processor system
JPS6478361A (en) Data processing system
JPS55154623A (en) Input and output control system
JPS5750378A (en) Control system of data processor
JPS5733472A (en) Memory access control system
JPS5794974A (en) Buffer memory control system
JPS5724088A (en) Buffer memory control system
JPS57109177A (en) List processing system
JPS647143A (en) Write back system for cache system
JPS57152600A (en) Duplicating system of memory device
JPS5643896A (en) Key telephone control circuit
JPS5616256A (en) Disc cash system
JPS5667466A (en) Data processing system
JPS5730041A (en) Control system for local memory
JPS5487140A (en) Data transfer control system
JPS5593580A (en) Buffer memory control system
JPS55118168A (en) Memory reading control system
JPS55146551A (en) Information processing unit
JPS5597655A (en) Memory access system
JPS57124990A (en) Data transmission control system