JPS5643896A - Key telephone control circuit - Google Patents
Key telephone control circuitInfo
- Publication number
- JPS5643896A JPS5643896A JP12029579A JP12029579A JPS5643896A JP S5643896 A JPS5643896 A JP S5643896A JP 12029579 A JP12029579 A JP 12029579A JP 12029579 A JP12029579 A JP 12029579A JP S5643896 A JPS5643896 A JP S5643896A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- key telephone
- lamp information
- data
- constitution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M9/00—Arrangements for interconnection not involving centralised switching
- H04M9/002—Arrangements for interconnection not involving centralised switching with subscriber controlled access to a line, i.e. key telephone systems
- H04M9/003—Transmission of control signals from or to the key telephone set; signalling equipment at key telephone set, e.g. keyboard or display equipment
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Exchange Systems With Centralized Control (AREA)
- Sub-Exchange Stations And Push- Button Telephones (AREA)
Abstract
PURPOSE:To simplify the constitution of hardware by employing DMA system for transmission and reception of button lamp information between a key telephone set and main device. CONSTITUTION:Lamp information from central processing circuit 100 is stored in desired adress of main memory circuit 116 by the memory write instruction. Central processing circuit 100, on the other hand, is applied with a DMA request signal by clock generating circuit 104 and data and address buses 101 and 300 are placed in a periodic floating state. With an address signal outputted by gate circuit 301, the lamp information is read out and transferred to data distributing circuit 109. Button information is transferred from data editing circuit 113 to memory circuit 116.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12029579A JPS5643896A (en) | 1979-09-18 | 1979-09-18 | Key telephone control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12029579A JPS5643896A (en) | 1979-09-18 | 1979-09-18 | Key telephone control circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5643896A true JPS5643896A (en) | 1981-04-22 |
JPS645518B2 JPS645518B2 (en) | 1989-01-31 |
Family
ID=14782694
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12029579A Granted JPS5643896A (en) | 1979-09-18 | 1979-09-18 | Key telephone control circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5643896A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58188990A (en) * | 1982-04-28 | 1983-11-04 | Iwatsu Electric Co Ltd | Control system of key telephone system |
US4559417A (en) * | 1982-09-18 | 1985-12-17 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of setting operating data in a key telephone system |
-
1979
- 1979-09-18 JP JP12029579A patent/JPS5643896A/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58188990A (en) * | 1982-04-28 | 1983-11-04 | Iwatsu Electric Co Ltd | Control system of key telephone system |
JPH0347638B2 (en) * | 1982-04-28 | 1991-07-19 | Iwatsu Electric Co Ltd | |
US4559417A (en) * | 1982-09-18 | 1985-12-17 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of setting operating data in a key telephone system |
Also Published As
Publication number | Publication date |
---|---|
JPS645518B2 (en) | 1989-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE125629T1 (en) | BUS INTERFACE CIRCUIT FOR DIGITAL DATA PROCESSOR. | |
GB1493818A (en) | Information processor input/output | |
JPS57105879A (en) | Control system for storage device | |
JPS5643896A (en) | Key telephone control circuit | |
JPS5324238A (en) | Data processing system for display system | |
JPS55108027A (en) | Processor system | |
ES8106062A1 (en) | Digital information transfer system and interface. | |
JPS5326632A (en) | Common memory control unit | |
JPS6478362A (en) | One connection preparation of several data processors for central clock control multi-line system | |
JPS5487148A (en) | Data processing system by multiplex processor | |
JPS56100586A (en) | Ipl system in decentralized processing electronic exchanger | |
JPS6419457A (en) | Memory device | |
JPS5712469A (en) | Buffer memory control system | |
JPS5750378A (en) | Control system of data processor | |
JPS57176471A (en) | Information processing system | |
JPS51142939A (en) | Data processor | |
JPS5387636A (en) | Memory write unit | |
JPS5659339A (en) | Input/output control unit | |
JPS5724088A (en) | Buffer memory control system | |
JPS5731067A (en) | Clock controlling system | |
JPS5368916A (en) | Display system | |
JPS6481031A (en) | Data control system | |
JPS5422729A (en) | Information processor | |
JPS52130213A (en) | Terminal control system | |
JPS57105036A (en) | Register means access system |