JPS5690647A - Scrambler circuit - Google Patents
Scrambler circuitInfo
- Publication number
- JPS5690647A JPS5690647A JP16792379A JP16792379A JPS5690647A JP S5690647 A JPS5690647 A JP S5690647A JP 16792379 A JP16792379 A JP 16792379A JP 16792379 A JP16792379 A JP 16792379A JP S5690647 A JPS5690647 A JP S5690647A
- Authority
- JP
- Japan
- Prior art keywords
- counter
- memory
- contents
- pseudo
- synchronizing signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0602—Systems characterised by the synchronising information used
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To prevent a synchronizing signal from being scrambled by reading a pseudo-random pulse string out of a memory according to the contents of a counter, by scrambling the input signal while resetting the counter at the timing of the synchronizing signal, and then by setting all contents of the memory to zero. CONSTITUTION:As memory 57, ROM is used and stored with prescribed pseudo- random patterns. A carry output, when generated, is inputted to input terminals P0-P4 of counter 58, which operates as a 1/31 frequency divider. According to the contents of counter 58, a pseudo-random pulse string is read out of memory 57 and the input signal is scrambled. At the timing of the synchronizing signal, counter 58 is reset and according to the all-''0'' contents of counter 58, all-''0'' data are read out of memory 57.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54167923A JPS5838981B2 (en) | 1979-12-22 | 1979-12-22 | scrambler circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54167923A JPS5838981B2 (en) | 1979-12-22 | 1979-12-22 | scrambler circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5690647A true JPS5690647A (en) | 1981-07-22 |
JPS5838981B2 JPS5838981B2 (en) | 1983-08-26 |
Family
ID=15858557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP54167923A Expired JPS5838981B2 (en) | 1979-12-22 | 1979-12-22 | scrambler circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5838981B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62287469A (en) * | 1986-06-06 | 1987-12-14 | Hitachi Medical Corp | Magnetic recording and reproducing device |
EP0923035A2 (en) * | 1997-12-09 | 1999-06-16 | Nec Corporation | Encoding circuit and method of detecting block code boundary and establishing synchronization between scrambler and descrambler |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59194605U (en) * | 1983-06-10 | 1984-12-24 | 三菱電機株式会社 | tightening device |
-
1979
- 1979-12-22 JP JP54167923A patent/JPS5838981B2/en not_active Expired
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62287469A (en) * | 1986-06-06 | 1987-12-14 | Hitachi Medical Corp | Magnetic recording and reproducing device |
EP0923035A2 (en) * | 1997-12-09 | 1999-06-16 | Nec Corporation | Encoding circuit and method of detecting block code boundary and establishing synchronization between scrambler and descrambler |
EP0923035A3 (en) * | 1997-12-09 | 2006-04-12 | Nec Corporation | Encoding circuit and method of detecting block code boundary and establishing synchronization between scrambler and descrambler |
Also Published As
Publication number | Publication date |
---|---|
JPS5838981B2 (en) | 1983-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5746553A (en) | Code synchronizing device | |
JPS54110745A (en) | Timing signal generating circuit | |
JPS5690647A (en) | Scrambler circuit | |
JPS5543422A (en) | Electronic timer | |
JPS539162A (en) | Electronic watch with calendar alarm | |
JPS5663628A (en) | Data processing device | |
JPS5673946A (en) | Loop constituting system for data transmission system | |
JPS5654383A (en) | Electronic watch | |
JPS5663625A (en) | Timer circuit | |
JPS5253467A (en) | Electronic watch with alarm | |
JPS51143184A (en) | One shot output circuit of digital programmer | |
JPS5212868A (en) | Automatic synchronizing signal generating circuit | |
JPS53117956A (en) | Timing signal generator | |
JPS53110347A (en) | Clock noise elimination circuit of analogue memory reader | |
JPS52140246A (en) | Information processing unit | |
JPS52133235A (en) | Judging circuit | |
JPS5327324A (en) | Set circuit for digital value | |
JPS55676A (en) | Pulse delay circuit | |
JPS5253462A (en) | Electronic watch with alarm | |
JPS53165A (en) | Watch with total electronic type alarm | |
JPS57107642A (en) | Counter reset system | |
JPS55163480A (en) | Electronic clock | |
JPS5476266A (en) | Electronic watch with alarm function | |
JPS5435664A (en) | Delay pulse signal generation circuit | |
JPS521286A (en) | Input switch circuit |