JPS5673946A - Loop constituting system for data transmission system - Google Patents

Loop constituting system for data transmission system

Info

Publication number
JPS5673946A
JPS5673946A JP15115379A JP15115379A JPS5673946A JP S5673946 A JPS5673946 A JP S5673946A JP 15115379 A JP15115379 A JP 15115379A JP 15115379 A JP15115379 A JP 15115379A JP S5673946 A JPS5673946 A JP S5673946A
Authority
JP
Japan
Prior art keywords
circuit
code
terminal
data transmission
loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15115379A
Other languages
Japanese (ja)
Other versions
JPS6239581B2 (en
Inventor
Yoshimitsu Okano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP15115379A priority Critical patent/JPS5673946A/en
Publication of JPS5673946A publication Critical patent/JPS5673946A/en
Publication of JPS6239581B2 publication Critical patent/JPS6239581B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B17/00—Monitoring; Testing
    • H04B17/40—Monitoring; Testing of relay systems

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Small-Scale Networks (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)

Abstract

PURPOSE:To achieve accurate loop constitution for tested terminal even if data transmission error is produced, by independently detecting address code and mode code. CONSTITUTION:When a signal is input to a terminal 301, first the loop constituting code formed at a scramble circuit 304 is output at an output terminal 308 via an AND circuit 3071 and an OR circuit 3074 according to the timing signal at a terminal 302 from a timer 303. After the transmission of the loop constituting code, the timer 303 opens the gate of an address code forming circuit 305, and the address code is output to an output terminal 308 via an AND circuit 3072 and the OR circuit 3074. Next, the timer 303 opens the gate of a mode code forming circuit 306 and outputs the mode code to the output terminal 308. Thus, accurate loop constitution can be made for the tested terminals.
JP15115379A 1979-11-21 1979-11-21 Loop constituting system for data transmission system Granted JPS5673946A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15115379A JPS5673946A (en) 1979-11-21 1979-11-21 Loop constituting system for data transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15115379A JPS5673946A (en) 1979-11-21 1979-11-21 Loop constituting system for data transmission system

Publications (2)

Publication Number Publication Date
JPS5673946A true JPS5673946A (en) 1981-06-19
JPS6239581B2 JPS6239581B2 (en) 1987-08-24

Family

ID=15512508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15115379A Granted JPS5673946A (en) 1979-11-21 1979-11-21 Loop constituting system for data transmission system

Country Status (1)

Country Link
JP (1) JPS5673946A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62206946A (en) * 1986-03-06 1987-09-11 Nec Corp Remote test circuit
JPS62252246A (en) * 1986-04-25 1987-11-04 Nec Corp Remote test circuit
JPH05213251A (en) * 1992-10-01 1993-08-24 Yamaha Motor Co Ltd Object containing device for scooter type vehicle

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0468214U (en) * 1990-10-24 1992-06-17

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62206946A (en) * 1986-03-06 1987-09-11 Nec Corp Remote test circuit
JPS62252246A (en) * 1986-04-25 1987-11-04 Nec Corp Remote test circuit
JPH05213251A (en) * 1992-10-01 1993-08-24 Yamaha Motor Co Ltd Object containing device for scooter type vehicle

Also Published As

Publication number Publication date
JPS6239581B2 (en) 1987-08-24

Similar Documents

Publication Publication Date Title
JPS5673946A (en) Loop constituting system for data transmission system
JPS5543422A (en) Electronic timer
JPS5396740A (en) Test system
JPS5231630A (en) Test ethod of digital equipment
ES451439A1 (en) Clock signal and auxiliary signal transmission system
JPS57194378A (en) Test circuit of electronic clock
JPS539162A (en) Electronic watch with calendar alarm
JPS5399710A (en) Signal transmission circuit
JPS523353A (en) Integrated logic circuit
JPS5373908A (en) Two-way call detector
JPS5547750A (en) Pcm signal transmission unit
JPS5690658A (en) Compression system for japanese character data
JPS51129167A (en) Selection circuit
JPS51138340A (en) Memory system
JPS57172431A (en) Link interrupting system
JPS52140246A (en) Information processing unit
JPS5324217A (en) Pseudo call method
JPS5313818A (en) Signal transmission system
JPS5786924A (en) Timer device
JPS55138934A (en) Talking control method
JPS57178543A (en) Digital comparator
JPS52141163A (en) Sample hold circuit
JPS51138107A (en) Signal detection output system
JPS5221760A (en) Input judgement circuit
JPS5675725A (en) Checking system for clock forming circuit