JPS5672748A - Program test system - Google Patents

Program test system

Info

Publication number
JPS5672748A
JPS5672748A JP14951079A JP14951079A JPS5672748A JP S5672748 A JPS5672748 A JP S5672748A JP 14951079 A JP14951079 A JP 14951079A JP 14951079 A JP14951079 A JP 14951079A JP S5672748 A JPS5672748 A JP S5672748A
Authority
JP
Japan
Prior art keywords
contents
register
jump
address
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14951079A
Other languages
Japanese (ja)
Inventor
Toshiaki Yamamoto
Haruki Taguchi
Shozo Numakura
Kunihiko Kobari
Kanmi Yamaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP14951079A priority Critical patent/JPS5672748A/en
Publication of JPS5672748A publication Critical patent/JPS5672748A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE: To store a collection memory with results of comparison between contents, successively read out of the instruction register of CPU, as jump address without exerting an influence of a device to be tested when the comparison results are not in adjacent addresses.
CONSTITUTION: In response to gate signal 3, the contents of instruction address register 2 of CPU1 executing a program to be tested are transferred to program jump hysteresis collector 4 successively. This collector 4 inputs the contents of address register 2 fetched from CPU1 to last-execution-instruction register 6 and current- execution-instruction register 5 successively and the sum of the contents of register 6 and one obtained "1" adder 7 and the contents of register 5 are inputted to comparator 8. Then, comparator 8 compares the both and when the both disagree, they are considered not to be in adjacent addresses. Then, gates 12 and 13 are opened to store the contents of registers 5 and 6 in the jump-destination address and jump- origin address of collection memory 9, so that the jump hysteresis will be collected via a general-purpose interface.
COPYRIGHT: (C)1981,JPO&Japio
JP14951079A 1979-11-20 1979-11-20 Program test system Pending JPS5672748A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14951079A JPS5672748A (en) 1979-11-20 1979-11-20 Program test system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14951079A JPS5672748A (en) 1979-11-20 1979-11-20 Program test system

Publications (1)

Publication Number Publication Date
JPS5672748A true JPS5672748A (en) 1981-06-17

Family

ID=15476710

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14951079A Pending JPS5672748A (en) 1979-11-20 1979-11-20 Program test system

Country Status (1)

Country Link
JP (1) JPS5672748A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59133610A (en) * 1983-01-19 1984-08-01 Omron Tateisi Electronics Co Programmable controller
JPS60108938A (en) * 1983-11-17 1985-06-14 Yamatake Honeywell Co Ltd Program tracing system
JPH04239338A (en) * 1991-01-11 1992-08-27 Nec Corp Measuring system for microprogram comprehension rate

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59133610A (en) * 1983-01-19 1984-08-01 Omron Tateisi Electronics Co Programmable controller
JPS60108938A (en) * 1983-11-17 1985-06-14 Yamatake Honeywell Co Ltd Program tracing system
JPH04239338A (en) * 1991-01-11 1992-08-27 Nec Corp Measuring system for microprogram comprehension rate

Similar Documents

Publication Publication Date Title
JPS5387640A (en) Data processing unit
JPS5672748A (en) Program test system
JPS54122043A (en) Electronic computer
JPS55123739A (en) Memory content prefetch control system
JPS5482140A (en) Information processor
JPS53113446A (en) Information processor and its method
JPS5563453A (en) Memory system
JPS55119755A (en) Processor providing test instruction function
JPS54109332A (en) Access-exception detection system of data processor
JPS5621245A (en) Detection system of address coincidence system
JPS5532135A (en) Detection and memory unit for program loop
JPS5644942A (en) Information processing unit
JPS5388545A (en) Processing system for vector order
JPS57103576A (en) Processing method of data processor
JPS5697150A (en) Instruction advance fetch device
JPS54133858A (en) Address detector of computer
JPS55140949A (en) Information processor
JPS5657153A (en) Fault detection system
JPS6426936A (en) Data processor
JPS5638626A (en) Address conversion apparatus
JPS5588141A (en) Microprogram control system
JPS5532137A (en) Detector for program loop
JPS56168265A (en) Branch location storage system of digital computer
JPS564837A (en) Information processor
JPS567152A (en) Address stopping system for arithmetic process system