JPS5655060A - Semiconductor integrated circuit device - Google Patents
Semiconductor integrated circuit deviceInfo
- Publication number
- JPS5655060A JPS5655060A JP13103179A JP13103179A JPS5655060A JP S5655060 A JPS5655060 A JP S5655060A JP 13103179 A JP13103179 A JP 13103179A JP 13103179 A JP13103179 A JP 13103179A JP S5655060 A JPS5655060 A JP S5655060A
- Authority
- JP
- Japan
- Prior art keywords
- isolating
- groove
- type
- region
- silicon film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Abstract
PURPOSE:To obtain an element isolating structure with the lower layer portion of an epitaxial layer in a p-n junction isolating structure and with the upper layer portion in a V-shaped groove isolating structure, connecting both structures and thus reducing the area occupied by the element isolating band. CONSTITUTION:Boron is selectively diffused in p type semiconductor substrate 1, and a p type impurity region 12 is formed. When an n type epitaxial layer is grown on the surface, and a p type diffused region 6 is simultaneously formed. Subsequently, oxide silicon film 13 is formed on the surface, and a window is selectively opened at the same position as the p type impurity region 12. With the silicon film 13 as a mask it is etched with alkaline solution to form a groove 7 of V shape in cross section, and the bottom of the groove 7 is connected to the upper portion of the region 6. Since the width of the isolating groove can be reduced as compared with the conventional V-shaped groove isolating method, the integrity of the device can be improved.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13103179A JPS5655060A (en) | 1979-10-11 | 1979-10-11 | Semiconductor integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13103179A JPS5655060A (en) | 1979-10-11 | 1979-10-11 | Semiconductor integrated circuit device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5655060A true JPS5655060A (en) | 1981-05-15 |
Family
ID=15048391
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13103179A Pending JPS5655060A (en) | 1979-10-11 | 1979-10-11 | Semiconductor integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5655060A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5879752A (en) * | 1981-11-06 | 1983-05-13 | Hitachi Ltd | Semiconductor device |
US5438221A (en) * | 1990-01-24 | 1995-08-01 | Harris Corporation | Method and device in which bottoming of a well in a dielectrically isolated island is assured |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51132786A (en) * | 1975-05-14 | 1976-11-18 | Nec Corp | Production method of semiconductor device |
JPS51134081A (en) * | 1975-05-16 | 1976-11-20 | Fujitsu Ltd | Method to manufacture semiconductor unit |
-
1979
- 1979-10-11 JP JP13103179A patent/JPS5655060A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51132786A (en) * | 1975-05-14 | 1976-11-18 | Nec Corp | Production method of semiconductor device |
JPS51134081A (en) * | 1975-05-16 | 1976-11-20 | Fujitsu Ltd | Method to manufacture semiconductor unit |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5879752A (en) * | 1981-11-06 | 1983-05-13 | Hitachi Ltd | Semiconductor device |
JPH0512863B2 (en) * | 1981-11-06 | 1993-02-19 | Hitachi Ltd | |
US5438221A (en) * | 1990-01-24 | 1995-08-01 | Harris Corporation | Method and device in which bottoming of a well in a dielectrically isolated island is assured |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54157092A (en) | Semiconductor integrated circuit device | |
JPS5691478A (en) | Manufacture of punch-through type diode | |
JPS54100273A (en) | Memory circuit and variable resistance element | |
JPS5586151A (en) | Manufacture of semiconductor integrated circuit | |
JPS55105344A (en) | Semiconductor device | |
JPS5655060A (en) | Semiconductor integrated circuit device | |
JPS56115557A (en) | Manufacture of semiconductor device | |
JPS5617071A (en) | Semiconductor device | |
JPS5450277A (en) | Semiconductor device | |
JPS57143841A (en) | Insulation separating composition | |
JPS54140485A (en) | Manufacture of semiconductor device | |
JPS54153583A (en) | Semiconductor device | |
JPS55102263A (en) | Semiconductor integrated circuit | |
JPS55115328A (en) | Manufacturing method of semiconductor element | |
JPS54148486A (en) | Semiconductor device | |
JPS6425566A (en) | Manufacture of semiconductor integrated circuit | |
JPS57201063A (en) | Manufacture of semiconductor device | |
GB1300768A (en) | Improvements in or relating to semiconductor structures | |
JPS5598843A (en) | Method of isolating semiconductor integrated circuit | |
JPS5610925A (en) | Preparation of semiconductor device | |
JPS55125626A (en) | Production of semiconductor device | |
JPS5640273A (en) | Semiconductor device and preparation of the same | |
JPS5615037A (en) | Manufacture of alloy junction type semiconductor device | |
JPS57111063A (en) | Semiconductor element | |
JPS5688368A (en) | Field effect transistor |