JPS5641577A - Stack register circuit - Google Patents

Stack register circuit

Info

Publication number
JPS5641577A
JPS5641577A JP11653379A JP11653379A JPS5641577A JP S5641577 A JPS5641577 A JP S5641577A JP 11653379 A JP11653379 A JP 11653379A JP 11653379 A JP11653379 A JP 11653379A JP S5641577 A JPS5641577 A JP S5641577A
Authority
JP
Japan
Prior art keywords
circuit
register
reset
backward
register circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11653379A
Other languages
Japanese (ja)
Other versions
JPS6353572B2 (en
Inventor
Tetsuo Kanai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP11653379A priority Critical patent/JPS5641577A/en
Publication of JPS5641577A publication Critical patent/JPS5641577A/en
Publication of JPS6353572B2 publication Critical patent/JPS6353572B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers

Landscapes

  • Executing Machine-Instructions (AREA)

Abstract

PURPOSE:To simplify a gate circuit by resetting the circuit by resetting registers backward in sequence from the final stage according to a backward shift. CONSTITUTION:For a backward shift in data, supplying ''1'' to terminal B turns on gates 6, 8 and 10 and contents are sent from register 4 to register 3, 3 to 2 and then 2 to 1. At this time, register 4, since gate circuit 12 is in conductive state, is reset by being supplied with ''0'' from circuit 12 after the data shift. The contents of the circuit in the reset state are transferred to register 2 in the following step and then to register 1 in the further following step. During the above-mentioned period, circuit 12 is still in conductive state, and consequently the reset state is supplied one after another, so that this circuit will completely be reset. Even when ''1'' is inputted to reset terminal A, the operation is the same as the above.
JP11653379A 1979-09-11 1979-09-11 Stack register circuit Granted JPS5641577A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11653379A JPS5641577A (en) 1979-09-11 1979-09-11 Stack register circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11653379A JPS5641577A (en) 1979-09-11 1979-09-11 Stack register circuit

Publications (2)

Publication Number Publication Date
JPS5641577A true JPS5641577A (en) 1981-04-18
JPS6353572B2 JPS6353572B2 (en) 1988-10-24

Family

ID=14689474

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11653379A Granted JPS5641577A (en) 1979-09-11 1979-09-11 Stack register circuit

Country Status (1)

Country Link
JP (1) JPS5641577A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6051631A (en) * 1983-08-31 1985-03-23 Furukawa Electric Co Ltd:The Preparation of optical fiber
JPS6051632A (en) * 1983-08-31 1985-03-23 Furukawa Electric Co Ltd:The Preparation of optical fiber
JPS63316134A (en) * 1987-06-18 1988-12-23 Toshiba Corp Semiconductor integrated circuit
JPH0363826A (en) * 1989-05-04 1991-03-19 Texas Instr Inc <Ti> Data processor

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5315721A (en) * 1976-07-28 1978-02-14 Toshiba Corp Two-way shift register

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5315721A (en) * 1976-07-28 1978-02-14 Toshiba Corp Two-way shift register

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6051631A (en) * 1983-08-31 1985-03-23 Furukawa Electric Co Ltd:The Preparation of optical fiber
JPS6051632A (en) * 1983-08-31 1985-03-23 Furukawa Electric Co Ltd:The Preparation of optical fiber
JPS63316134A (en) * 1987-06-18 1988-12-23 Toshiba Corp Semiconductor integrated circuit
JPH0363826A (en) * 1989-05-04 1991-03-19 Texas Instr Inc <Ti> Data processor

Also Published As

Publication number Publication date
JPS6353572B2 (en) 1988-10-24

Similar Documents

Publication Publication Date Title
JPS5284938A (en) Logic circuit
JPS51131240A (en) Electronic register
JPS51139247A (en) Mos logic circuit
JPS5641577A (en) Stack register circuit
JPS55118138A (en) Priority control system
JPS523353A (en) Integrated logic circuit
JPS5533235A (en) Microprogram control system
JPS525227A (en) Input/output command re-try
JPS5629741A (en) Undesired signal preventing circuit for programmable lsi
JPS5246740A (en) Calculator
JPS5434823A (en) Input-output circuit
JPS5487189A (en) Test method for lsi
JPS54120542A (en) Hot-line insertion-extraction part
JPS57194378A (en) Test circuit of electronic clock
JPS55164942A (en) Division circuit
JPS5550732A (en) Integrated latch circuit
JPS5217732A (en) Integrated circuit unit
JPS51144137A (en) Input/output data control unit
JPS5225502A (en) Selective operation unit
JPS51151040A (en) Electronic register
JPS52127577A (en) Sequence controller
JPS52120874A (en) Electronic digital timepiece
JPS52144A (en) Control input converting system
JPS5343448A (en) Lsi sequence control circuit
JPS51123532A (en) Direct data input system