JPS5621264A - Multiplex external memory unit - Google Patents
Multiplex external memory unitInfo
- Publication number
- JPS5621264A JPS5621264A JP9692379A JP9692379A JPS5621264A JP S5621264 A JPS5621264 A JP S5621264A JP 9692379 A JP9692379 A JP 9692379A JP 9692379 A JP9692379 A JP 9692379A JP S5621264 A JPS5621264 A JP S5621264A
- Authority
- JP
- Japan
- Prior art keywords
- memory unit
- external memory
- ctl4
- register
- status information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Bus Control (AREA)
Abstract
PURPOSE: To increase the reliability of external memory unit with a simple constitution, by controlling the signal reception and giving and its operation between the bus and external memory unit and providing the main memory unit.
CONSTITUTION: The CTL4, 5 receive the instruction from CPU1 parallelly, starting is made to EMU6, 7 and the write-in operation is executed with the direct memory access. When CTL4, 5 detect the error state in the status information, the 3rd register is made by +1. When the CPU1 receives the error status information, the retrials are made by set number of times to check the content of the 3rd register of CTL4 and 5, and when it is more than the set number, it is disconnected from the line.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9692379A JPS5621264A (en) | 1979-07-30 | 1979-07-30 | Multiplex external memory unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9692379A JPS5621264A (en) | 1979-07-30 | 1979-07-30 | Multiplex external memory unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5621264A true JPS5621264A (en) | 1981-02-27 |
Family
ID=14177867
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9692379A Pending JPS5621264A (en) | 1979-07-30 | 1979-07-30 | Multiplex external memory unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5621264A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63177061U (en) * | 1987-04-24 | 1988-11-16 |
-
1979
- 1979-07-30 JP JP9692379A patent/JPS5621264A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63177061U (en) * | 1987-04-24 | 1988-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5463634A (en) | Bus controller | |
JPS56140452A (en) | Memory protection system | |
JPS57117027A (en) | Signal sending and receiving circuit | |
JPS5547546A (en) | Microcomputer circuit | |
JPS5621264A (en) | Multiplex external memory unit | |
JPS5326632A (en) | Common memory control unit | |
JPS5494845A (en) | Bus control unit for data delivery unit | |
JPS5487148A (en) | Data processing system by multiplex processor | |
JPS5694596A (en) | Memory control system | |
JPS5488749A (en) | Information processor | |
JPS5634194A (en) | Memory unit | |
JPS5539935A (en) | Paper tape reading device | |
JPS5549759A (en) | Signal processing system | |
JPS5624592A (en) | Time setting system | |
JPS55134443A (en) | Data processing unit | |
JPS5622157A (en) | Process system multiplexing system | |
JPS551675A (en) | Memory protect control system | |
JPS55166727A (en) | Microcomputer system | |
JPS5481738A (en) | Multiplex interruption control circuit | |
JPS54109733A (en) | Synchronous control system for interface device | |
JPS55129850A (en) | Duplex system for multidata processor | |
JPS54120543A (en) | Terminal equipment | |
JPS5614357A (en) | Diagnostic control unit | |
JPS57164351A (en) | Debugging device | |
JPS5478936A (en) | Check system of input and output terminal abnormal state in on-line information processing system |