JPS56148799A - Memory data processing system - Google Patents

Memory data processing system

Info

Publication number
JPS56148799A
JPS56148799A JP5249680A JP5249680A JPS56148799A JP S56148799 A JPS56148799 A JP S56148799A JP 5249680 A JP5249680 A JP 5249680A JP 5249680 A JP5249680 A JP 5249680A JP S56148799 A JPS56148799 A JP S56148799A
Authority
JP
Japan
Prior art keywords
storage
flag
address
data
written
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5249680A
Other languages
Japanese (ja)
Inventor
Hiroo Kikuchihara
Mitsuo Asano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP5249680A priority Critical patent/JPS56148799A/en
Publication of JPS56148799A publication Critical patent/JPS56148799A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14Error detection or correction of the data by redundancy in operation
    • G06F11/1402Saving, restoring, recovering or retrying
    • G06F11/1415Saving, restoring, recovering or retrying at system level
    • G06F11/1441Resetting or repowering

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

PURPOSE:To attain easy and accurate restart access after interruption due to a power failure, etc., by writing a flag at an address position of a memory read successively. CONSTITUTION:In response to a request from an external device, CPU constituting a data processor together with storage 1 shifts the contents of storage 1 successively. In this shifting operation, data in address (i+1) of storage 1 is readout and written in data register 2. Next, a flag from flag register 3 is written in address (i+1) of storage 1. Further, the data written in register 2 is transferred to address (i) of storage 1 and a similar shift cycle is repeated. Therefore, when a power failure, etc., occur during shift cycle processing to interrupt the processing and the processing is restarted after its recovery, restart access is attained easily and accurately by referring to the flag.
JP5249680A 1980-04-18 1980-04-18 Memory data processing system Pending JPS56148799A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5249680A JPS56148799A (en) 1980-04-18 1980-04-18 Memory data processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5249680A JPS56148799A (en) 1980-04-18 1980-04-18 Memory data processing system

Publications (1)

Publication Number Publication Date
JPS56148799A true JPS56148799A (en) 1981-11-18

Family

ID=12916321

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5249680A Pending JPS56148799A (en) 1980-04-18 1980-04-18 Memory data processing system

Country Status (1)

Country Link
JP (1) JPS56148799A (en)

Similar Documents

Publication Publication Date Title
JPS57196357A (en) Data processor
JPS54146549A (en) Information processor
JPS5680872A (en) Buffer memory control system
JPS56149645A (en) Instruction word deciphering device of information processor
JPS56148799A (en) Memory data processing system
JPS54122059A (en) Inter-processor information transfer system
JPS5731049A (en) Information processing equipment
JPS57105877A (en) Stack memory device
JPS54149520A (en) Dispaly unit
JPS5533282A (en) Buffer control system
JPS5350813A (en) Information memory device
JPS5578365A (en) Memory control unit
JPS5576446A (en) Pre-fetch control system
JPS57200985A (en) Buffer memory device
JPS6429946A (en) Data processor
JPS5659339A (en) Input/output control unit
JPS57209553A (en) Information processor
JPS5688550A (en) Pseudo error transmission system
JPS5750378A (en) Control system of data processor
JPS5720851A (en) Data processor
JPS5786193A (en) Information processor
JPS5720996A (en) Memory diagnostic control system
JPS5696336A (en) Processing system for multilayer level microprogram
JPS5665400A (en) Memory write tracing device
JPS55132584A (en) Information processor