JPS56134848A - Noise reduction circuit - Google Patents
Noise reduction circuitInfo
- Publication number
- JPS56134848A JPS56134848A JP3711180A JP3711180A JPS56134848A JP S56134848 A JPS56134848 A JP S56134848A JP 3711180 A JP3711180 A JP 3711180A JP 3711180 A JP3711180 A JP 3711180A JP S56134848 A JPS56134848 A JP S56134848A
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- control circuit
- input
- gain control
- switched
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G9/00—Combinations of two or more types of control, e.g. gain control and tone control
- H03G9/02—Combinations of two or more types of control, e.g. gain control and tone control in untuned amplifiers
- H03G9/025—Combinations of two or more types of control, e.g. gain control and tone control in untuned amplifiers frequency-dependent volume compression or expansion, e.g. multiple-band systems
Landscapes
- Signal Processing Not Specific To The Method Of Recording And Reproducing (AREA)
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
- Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
Abstract
PURPOSE:To enhance the reduction effect of noise modulation, by enlarging the compression ratio only for the high band of the input audio signal and by preventing needless compression and expansion from being performed for the middle band and the low band. CONSTITUTION:Gain control circuit 20 performs the decoding operation where the audio signal from input terminal 16 has the level expanded mainly. When change- over switch 13 is switched to terminal (d), amplifier 14 amplifies the input signal from input terminal 11 and sends it to input terminal 16 of gain control circuit 20, and the decoded signal is obtained through output terminal 17 from decoding output terminal 12d. When change-over switch 13 is switched to terminal (e), the encoding characteristic is obtained in gain control circuit 20.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3711180A JPS56134848A (en) | 1980-03-24 | 1980-03-24 | Noise reduction circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3711180A JPS56134848A (en) | 1980-03-24 | 1980-03-24 | Noise reduction circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56134848A true JPS56134848A (en) | 1981-10-21 |
JPS6316052B2 JPS6316052B2 (en) | 1988-04-07 |
Family
ID=12488480
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3711180A Granted JPS56134848A (en) | 1980-03-24 | 1980-03-24 | Noise reduction circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56134848A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5951630A (en) * | 1982-09-17 | 1984-03-26 | Sony Corp | Dynamic range compression circuit |
EP0130613A2 (en) * | 1983-07-04 | 1985-01-09 | Victor Company Of Japan, Limited | Noise reduction circuit |
-
1980
- 1980-03-24 JP JP3711180A patent/JPS56134848A/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5951630A (en) * | 1982-09-17 | 1984-03-26 | Sony Corp | Dynamic range compression circuit |
JPH0522416B2 (en) * | 1982-09-17 | 1993-03-29 | Sony Corp | |
EP0130613A2 (en) * | 1983-07-04 | 1985-01-09 | Victor Company Of Japan, Limited | Noise reduction circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS6316052B2 (en) | 1988-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0977354A4 (en) | Amplifier for radio transmission | |
ATE69128T1 (en) | RADIO RECEIVER. | |
JPS56122243A (en) | Noise reduction system | |
JPS5717241A (en) | Dynamic emphasis circuit | |
JPS6460200A (en) | Stereoscopic signal processing circuit | |
MY137013A (en) | Receiver decoder circuitry, and associated method, for decoding an encoded signal | |
JPS56134848A (en) | Noise reduction circuit | |
JPS5752239A (en) | Noise reducing circuit | |
JPS56124107A (en) | Sound recording and reproducing switching circuit | |
JPS6428700A (en) | Voice analyzer/synthesizer | |
MY123994A (en) | Radio frequency modulator having isolation switches and signal path bypassing amplifier and modulator | |
JPS5545112A (en) | Signal transmitter | |
KR940020732A (en) | Signal Receiving Apparatus | |
JPS51126809A (en) | A decoder circuit | |
JPS56107651A (en) | Wide band amplifier circuit | |
JPS54152414A (en) | Squelch system of fm mobile radio equipment | |
JPS5714211A (en) | Dynamic range varying circuit | |
JPS5527716A (en) | Signal transmission system for color television signal | |
JPS5918723Y2 (en) | Signal level display device in noise reduction equipment | |
JPS5713805A (en) | Noise reduction device | |
JPS562748A (en) | Reference level varying system of compander | |
JPS5765914A (en) | Noise reducing device | |
WO1995008884A3 (en) | Dual output multi function interface device for audio systems | |
JPH028899A (en) | Voice decoder | |
JPS5647112A (en) | Am receiver |