JPS5578340A - Division system - Google Patents

Division system

Info

Publication number
JPS5578340A
JPS5578340A JP15252978A JP15252978A JPS5578340A JP S5578340 A JPS5578340 A JP S5578340A JP 15252978 A JP15252978 A JP 15252978A JP 15252978 A JP15252978 A JP 15252978A JP S5578340 A JPS5578340 A JP S5578340A
Authority
JP
Japan
Prior art keywords
multiple table
contents
digit
register
operated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15252978A
Other languages
Japanese (ja)
Inventor
Norimitsu Kagami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP15252978A priority Critical patent/JPS5578340A/en
Publication of JPS5578340A publication Critical patent/JPS5578340A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To reduce the number of subtractions to improve considerably the processing speed of operation by generating a multiple table, which is obtained by multiplying an operand by 1...9, previously and comparing an operated number with contents of the multiple table to obtain a division result of each digit.
CONSTITUTION: Memory 17 multiplies an operand by factor N (N is 1...9) to generate a multiple table, and an operated number is compared with contents at respective addresses of the multiple table by 27 successively, and multiple N for change from contents of the multiple table larger than the operated number to contents of the multiple table smaller than it is written in register D 14 as an answer of a digit unit. Then, the output of multiple table generating memory 17 corresponding to the answer of a digit unit is subtracted from the operated number of register B 12, and subtraction contents are shifted by one digit to the left and are written in register A 11, and preset signal AP is outputted from control part 15 to repeat the method for digit units, thus obtaining a division value of a prescribed number of digits in register D 14. As a result, the number of subtractions can be reduced to improve considerably the processing speed of operation.
COPYRIGHT: (C)1980,JPO&Japio
JP15252978A 1978-12-09 1978-12-09 Division system Pending JPS5578340A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15252978A JPS5578340A (en) 1978-12-09 1978-12-09 Division system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15252978A JPS5578340A (en) 1978-12-09 1978-12-09 Division system

Publications (1)

Publication Number Publication Date
JPS5578340A true JPS5578340A (en) 1980-06-12

Family

ID=15542422

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15252978A Pending JPS5578340A (en) 1978-12-09 1978-12-09 Division system

Country Status (1)

Country Link
JP (1) JPS5578340A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5862746A (en) * 1981-09-25 1983-04-14 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Divider
JPH03189817A (en) * 1989-12-20 1991-08-19 Pfu Ltd Multiplying/dividing system in arithmetic unit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5862746A (en) * 1981-09-25 1983-04-14 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Divider
JPS6256536B2 (en) * 1981-09-25 1987-11-26 Intaanashonaru Bijinesu Mashiinzu Corp
JPH03189817A (en) * 1989-12-20 1991-08-19 Pfu Ltd Multiplying/dividing system in arithmetic unit
JPH0833814B2 (en) * 1989-12-20 1996-03-29 株式会社ピーエフユー Multiplier / divider

Similar Documents

Publication Publication Date Title
JPS5621240A (en) Information processor
ES8304680A1 (en) Data processor performing a decimal multiply operation using a read only memory
GB1071726A (en) Improvements in or relating to calculating apparatus
JPS5471957A (en) Exponential function arithmetic unit
JPS5578340A (en) Division system
JPS52119832A (en) Electroinc calculator of microprogram control system
KR840002797A (en) Multi-stage connected ROM for signal processing
JPS5547565A (en) Fourier conversion processing system
JPS5595148A (en) Binary arithmetic circuit
JPS5578339A (en) Multiplication system
JPS5576439A (en) Display unit
JPS54159833A (en) Decimal multiplier
JPS56121145A (en) Function arithmetic device
SU482738A1 (en) Arithmetic unit
JPS5582353A (en) Multiplication and division operation system
JPS56134384A (en) Memory access system
JPS5710870A (en) Matrix operation system
SU972517A1 (en) Device for performing rapid fourier transform
JPS5580152A (en) Multiplication system
SU541170A1 (en) Multiplier
JPS54104250A (en) Data shift system
JPS52142445A (en) Computing method
JPS55135943A (en) Operation processing device
JPS54132144A (en) Multiple process system
JPS5213742A (en) Division operation system in a digital processing unit