JPS5537679A - Multiprocessor system - Google Patents

Multiprocessor system

Info

Publication number
JPS5537679A
JPS5537679A JP11100878A JP11100878A JPS5537679A JP S5537679 A JPS5537679 A JP S5537679A JP 11100878 A JP11100878 A JP 11100878A JP 11100878 A JP11100878 A JP 11100878A JP S5537679 A JPS5537679 A JP S5537679A
Authority
JP
Japan
Prior art keywords
processors
bus
common memory
access
cpowcpi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11100878A
Other languages
Japanese (ja)
Inventor
Katsuhiko Yazawa
Akio Niwa
Yoshinori Hori
Hidenao Munakata
Yoshiaki Tokita
Kazumi Endo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Original Assignee
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, NEC Corp, Nippon Telegraph and Telephone Corp, Oki Electric Industry Co Ltd, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP11100878A priority Critical patent/JPS5537679A/en
Publication of JPS5537679A publication Critical patent/JPS5537679A/en
Pending legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)

Abstract

PURPOSE: To make it possible to constitute an effective multiprocessor system by connecting different processors to a bus circuit and then by connecting a common memory.
CONSTITUTION: Channel units SWOWSWi are controlled by input processors NPOWNPi connected correspondingly via connection lines (l1) and (l2). Next, several access processors CPOWCPi are connected to bus BSl so as to control required loads decentrally. The transmission of information among access processors CPOWCPi is performed via common memory bus CMB. Further, common memory CM readable and writable from access processors is connected to bus CMB. For the purpose of the communication between processors NP and CP, bus controller BCTL is provided in order to make it possible to control input-output equipment IO. Therefore, using several processors of small processing performance realizes economically a system of any scale.
COPYRIGHT: (C)1980,JPO&Japio
JP11100878A 1978-09-08 1978-09-08 Multiprocessor system Pending JPS5537679A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11100878A JPS5537679A (en) 1978-09-08 1978-09-08 Multiprocessor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11100878A JPS5537679A (en) 1978-09-08 1978-09-08 Multiprocessor system

Publications (1)

Publication Number Publication Date
JPS5537679A true JPS5537679A (en) 1980-03-15

Family

ID=14550055

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11100878A Pending JPS5537679A (en) 1978-09-08 1978-09-08 Multiprocessor system

Country Status (1)

Country Link
JP (1) JPS5537679A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6084499A (en) * 1983-10-17 1985-05-13 Idemitsu Kosan Co Ltd Transportation of petroleum

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5185341A (en) * 1975-01-23 1976-07-26 Nippon Electric Co BOSENKETSU GOSOCHI
JPS52132743A (en) * 1976-04-29 1977-11-07 Ncr Co Shared memory system
JPS5334442A (en) * 1976-09-10 1978-03-31 Oki Electric Ind Co Ltd Multi-processor system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5185341A (en) * 1975-01-23 1976-07-26 Nippon Electric Co BOSENKETSU GOSOCHI
JPS52132743A (en) * 1976-04-29 1977-11-07 Ncr Co Shared memory system
JPS5334442A (en) * 1976-09-10 1978-03-31 Oki Electric Ind Co Ltd Multi-processor system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6084499A (en) * 1983-10-17 1985-05-13 Idemitsu Kosan Co Ltd Transportation of petroleum

Similar Documents

Publication Publication Date Title
JPS5717014A (en) Numerical controller
JPS5537679A (en) Multiprocessor system
JPS5680722A (en) Interprocessor control system
JPS55156494A (en) Alternation system between exchange unit
JPS5723112A (en) Numerical controller
JPS54127239A (en) Input-output control system
JPS55121521A (en) Data bus control system
JPS5531322A (en) Rising system for system
JPS5640391A (en) Multiprocessor control system
JPS5697124A (en) Connection disconnection system for terminal device
JPS55150032A (en) Data transfer system
JPS54142759A (en) Elevator operation controlling method
JPS5759220A (en) Data transfer system
JPS55153022A (en) Transmission system for input-output signal
JPS5536830A (en) Multiprocessor control system of copier
JPS57136241A (en) Data transfer system
JPS54114945A (en) Information processing system
JPS564826A (en) Electronic computer
JPS57136239A (en) Device address switching system
JPS53112041A (en) Data processor
JPS5587249A (en) Diagnostic system for data transfer unit
JPS54110743A (en) Electronic apparatus
JPS5768948A (en) Data transfer system between central processors
JPS56123191A (en) Inter-processor communication control system
JPS56123053A (en) High-speed data transfer system between processors