JPS56123191A - Inter-processor communication control system - Google Patents
Inter-processor communication control systemInfo
- Publication number
- JPS56123191A JPS56123191A JP2709880A JP2709880A JPS56123191A JP S56123191 A JPS56123191 A JP S56123191A JP 2709880 A JP2709880 A JP 2709880A JP 2709880 A JP2709880 A JP 2709880A JP S56123191 A JPS56123191 A JP S56123191A
- Authority
- JP
- Japan
- Prior art keywords
- information
- call processing
- communication
- processor
- ipc3
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
- H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
- H04Q3/54558—Redundancy, stand-by
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Exchange Systems With Centralized Control (AREA)
Abstract
PURPOSE:To prevent the delay of call processing in a decentralized control type electronic switching system, by providing each processor with a means of distributing communication information to an information transfer device for transfer between in-use and stand-by processors. CONSTITUTION:Each processor has a communication mode flag controllable by itself and another processor and, according to this information, distributes communication information to information transfer devices (IPC) 3-0 and 3-1 for transfer between in-use and stand-by processors. In normal call processing, the communication mode flag of each processor is set in normal mode and those pieces of call processing information are transmitted via in-use IPC3-0. In case of communication for a great amount of information except the call processing information, stand-by IPC3-1 performs the communication for the information except the call processing one and at the same time, in-use IPC3-0 performs that for the call processing information, thereby preventing the delay of the call processing.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2709880A JPS56123191A (en) | 1980-03-04 | 1980-03-04 | Inter-processor communication control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2709880A JPS56123191A (en) | 1980-03-04 | 1980-03-04 | Inter-processor communication control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56123191A true JPS56123191A (en) | 1981-09-28 |
JPS6259958B2 JPS6259958B2 (en) | 1987-12-14 |
Family
ID=12211602
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2709880A Granted JPS56123191A (en) | 1980-03-04 | 1980-03-04 | Inter-processor communication control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56123191A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01120987A (en) * | 1987-10-08 | 1989-05-12 | Northern Telecom Ltd | System and method for parallel message transmission |
-
1980
- 1980-03-04 JP JP2709880A patent/JPS56123191A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01120987A (en) * | 1987-10-08 | 1989-05-12 | Northern Telecom Ltd | System and method for parallel message transmission |
Also Published As
Publication number | Publication date |
---|---|
JPS6259958B2 (en) | 1987-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5427741A (en) | Information processing organization | |
JPS56123191A (en) | Inter-processor communication control system | |
JPS5723166A (en) | Parallel data processing system driven by tree structure data | |
JPS5439503A (en) | Priority selection system in ring transmission line | |
JPS5429642A (en) | Controlling system by multimicrocomputer system of copying machines | |
JPS53139941A (en) | Connection system for input and output control unit | |
JPS5643850A (en) | Intermultiplexer communication control system | |
JPS5368004A (en) | Load allotment system for b board | |
JPS5741055A (en) | Circuit processing control system | |
JPS57174726A (en) | Data transfer controlling system | |
JPS5617596A (en) | Control system for electronic switchboard | |
JPS57188161A (en) | Transmission line common control system | |
JPS5595450A (en) | Timer clocking system of communication controller | |
JPS57136239A (en) | Device address switching system | |
JPS56122587A (en) | Direct channel control system | |
JPS52103935A (en) | Multiprocessor system | |
JPS57136241A (en) | Data transfer system | |
JPS5775345A (en) | Controller of communication circuit | |
JPS56123053A (en) | High-speed data transfer system between processors | |
JPS57105021A (en) | Input/output device | |
JPS5399705A (en) | Decentralized control system in electronic switching system | |
JPS52141943A (en) | Elevator group control system | |
JPS5278328A (en) | Input/output unit sharing system | |
JPS5391505A (en) | Installation system for facsimile circuit | |
JPS53130907A (en) | Electronic exchanger system using decentralized control |