JPS5535545A - Digital phase synchronous circuit - Google Patents
Digital phase synchronous circuitInfo
- Publication number
- JPS5535545A JPS5535545A JP10878078A JP10878078A JPS5535545A JP S5535545 A JPS5535545 A JP S5535545A JP 10878078 A JP10878078 A JP 10878078A JP 10878078 A JP10878078 A JP 10878078A JP S5535545 A JPS5535545 A JP S5535545A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- phase
- synchronization
- pulse
- generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001360 synchronised effect Effects 0.000 title abstract 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
PURPOSE:To obtain a stable-operation circuit where a time required for synchronization establishment of a phase synchronous circuit, which is utilized for a receiving unit, etc., of the phase modulation system, is short and phase jitter is small after synchronization establishment. CONSTITUTION:Signal Sc of a frequency N-number times as high as the frequency of input signal Si is oscillated by clock oscillator 3 and is counted by counter 201 in digital control pulse generation circuit 2, and at a certain number time, pulse S2 is inputted to phase comparator 1 to compare pulse S2 and input signal Si in phase, and phase difference signal S3 and polarity signal S4 are generated. Synchronization state discriminator 5 discriminates the synchronization state between signals Si and S2 in response to phase difference signal S3 and supplies the result to correcting signal generator 4 as syncrhonization state signal Ss, and generator 4 supplies correction quantity PR for phase correction of signal S2 to counter 201 in pulse generator 2 on a basis of synchronization state signal Ss and signals S3 and S4 and corrects the phase of signal S2 and performs the control to achieve phase synchronization.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10878078A JPS5535545A (en) | 1978-09-04 | 1978-09-04 | Digital phase synchronous circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10878078A JPS5535545A (en) | 1978-09-04 | 1978-09-04 | Digital phase synchronous circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5535545A true JPS5535545A (en) | 1980-03-12 |
JPS6320051B2 JPS6320051B2 (en) | 1988-04-26 |
Family
ID=14493282
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10878078A Granted JPS5535545A (en) | 1978-09-04 | 1978-09-04 | Digital phase synchronous circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5535545A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5713838A (en) * | 1980-06-30 | 1982-01-23 | Hitachi Ltd | Clock pulse reproduction system |
JPS6027251A (en) * | 1983-07-25 | 1985-02-12 | Kokusai Electric Co Ltd | Controlling method of synchronization in data reception |
JPH0267034A (en) * | 1988-09-01 | 1990-03-07 | Matsushita Electric Ind Co Ltd | Bit synchronizing circuit |
WO1991006166A1 (en) * | 1989-10-23 | 1991-05-02 | Nippon Telegraph And Telephone Corporation | Digital demodulator |
JP2006339858A (en) * | 2005-05-31 | 2006-12-14 | Toshiba Corp | Data sampling circuit and semiconductor integrated circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54163662A (en) * | 1978-06-02 | 1979-12-26 | Toyo Communication Equip | Digital pll device |
-
1978
- 1978-09-04 JP JP10878078A patent/JPS5535545A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54163662A (en) * | 1978-06-02 | 1979-12-26 | Toyo Communication Equip | Digital pll device |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5713838A (en) * | 1980-06-30 | 1982-01-23 | Hitachi Ltd | Clock pulse reproduction system |
JPS6027251A (en) * | 1983-07-25 | 1985-02-12 | Kokusai Electric Co Ltd | Controlling method of synchronization in data reception |
JPH0267034A (en) * | 1988-09-01 | 1990-03-07 | Matsushita Electric Ind Co Ltd | Bit synchronizing circuit |
WO1991006166A1 (en) * | 1989-10-23 | 1991-05-02 | Nippon Telegraph And Telephone Corporation | Digital demodulator |
EP0451289A1 (en) * | 1989-10-23 | 1991-10-16 | Nippon Telegraph And Telephone Corporation | Digital demodulator |
JP2006339858A (en) * | 2005-05-31 | 2006-12-14 | Toshiba Corp | Data sampling circuit and semiconductor integrated circuit |
JP4607666B2 (en) * | 2005-05-31 | 2011-01-05 | 株式会社東芝 | Data sampling circuit and semiconductor integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS6320051B2 (en) | 1988-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5557181A (en) | Electronic watch | |
US4092672A (en) | Master oscillator synchronizing system | |
ES8207397A1 (en) | Circuit for producing a periodic sawtooth shaped signal | |
JPS5535545A (en) | Digital phase synchronous circuit | |
JPS5619263A (en) | Waveform shaping circuit | |
WO1996003808A3 (en) | Digital phase locked loop | |
JPS54152949A (en) | Phase synchronous oscillation circuit | |
JPS6472635A (en) | Stereo decoder | |
JPS5787241A (en) | Phase synchronizing circuit for optional frequency conversion | |
JPS564938A (en) | Phase synchronizing circuit | |
JPS5486256A (en) | Frequency control circuit | |
JPS56110363A (en) | Multiplexing circuit using pll | |
JPS5431260A (en) | Digital control phase synchronizing device | |
JPS6413833A (en) | Frame synchronizing clock generating circuit | |
JPS53133354A (en) | Phase synchronizing circuit | |
US4027263A (en) | Frequency generator | |
SU809136A1 (en) | Sync pulse generator | |
SU1401553A1 (en) | Digital variable generator | |
JPS5210620A (en) | Method for correcting fluctuation of time axis | |
JPS57174939A (en) | Phase locked loop circuit | |
SU1293848A1 (en) | Clock synchronization device for nrz-l signal receiver | |
JPS5620355A (en) | Clock signal forming circuit | |
SU647876A1 (en) | Synchronizing arrangement | |
JPS5661833A (en) | Phase synchronous oscillating circuit | |
JPS5479015A (en) | Sampling pulse generating circuit |