JPS55157037A - Processing system for multiplication and division - Google Patents
Processing system for multiplication and divisionInfo
- Publication number
- JPS55157037A JPS55157037A JP6365979A JP6365979A JPS55157037A JP S55157037 A JPS55157037 A JP S55157037A JP 6365979 A JP6365979 A JP 6365979A JP 6365979 A JP6365979 A JP 6365979A JP S55157037 A JPS55157037 A JP S55157037A
- Authority
- JP
- Japan
- Prior art keywords
- output
- upper rank
- produced
- input
- multiplication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To speed up the data processing speed, by detecting the number of consecutive zeros at the upper rank bit of data and performing shift operation according to them, for very high speed operation of the multiplication and division of fixed decimal point.
CONSTITUTION: The number of zeros detection section 9 is provided. The detection section 9 detects the number of consecutive zeros in the upper rank bit of the multiplier B, and if the upper rank 6-digit is consecutively 0, an output is produced at the output terminal C3. At least, when in upper rank 4 digits, the output is produced in C2 and in other cases, output is produced in C1. Multiplicands A(a31a30...b2b1 b0) are respectively input to the first and second input registers 1, 2 and multipliers B (b21b20...b2b1b0) are input to the third input register 8. Next, when A-B is calculated, the partial products 3 (a31Wa0)×(b3b2b1b0), (a31Wa0)×(a7 b6b5b4... are individually obtained and they are added 6.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6365979A JPS55157037A (en) | 1979-05-23 | 1979-05-23 | Processing system for multiplication and division |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6365979A JPS55157037A (en) | 1979-05-23 | 1979-05-23 | Processing system for multiplication and division |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55157037A true JPS55157037A (en) | 1980-12-06 |
Family
ID=13235687
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6365979A Pending JPS55157037A (en) | 1979-05-23 | 1979-05-23 | Processing system for multiplication and division |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55157037A (en) |
-
1979
- 1979-05-23 JP JP6365979A patent/JPS55157037A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1280906A (en) | Multiplying device | |
JPS5650439A (en) | Binary multiplier cell circuit | |
US4543641A (en) | Multiplication device using multiple-input adder | |
US4013879A (en) | Digital multiplier | |
JPS55157037A (en) | Processing system for multiplication and division | |
JPS5595148A (en) | Binary arithmetic circuit | |
JPS5694435A (en) | Multiplying circuit | |
SU627474A1 (en) | Multiplication arrangement | |
JPS5672739A (en) | High-speed multiplying circuit | |
US3469086A (en) | Majority logic multiplier circuit | |
ES8401272A1 (en) | A processing register for use in digital signal processing systems. | |
SU1262482A1 (en) | Sequential multiplying device | |
JPS5663649A (en) | Parallel multiplication apparatus | |
JPS5585952A (en) | Parallel full multiplier using josephson element | |
SU1275432A1 (en) | Multiplying device | |
SU748412A1 (en) | Device for multiplying binary numbers | |
SU1236462A1 (en) | Device for multiplying decimal numbers | |
SU600554A1 (en) | Matrix multiplying device | |
JPS553066A (en) | Composite multiplier | |
JPS55164942A (en) | Division circuit | |
SU734683A1 (en) | Device for multiplying n-digit numbers | |
SU1265762A1 (en) | Multiplying device | |
SU510714A1 (en) | Binary number multiplier | |
JPS54156446A (en) | Code conversion system | |
SU997030A1 (en) | Computing device |