JPS55146951A - Lead frame - Google Patents
Lead frameInfo
- Publication number
- JPS55146951A JPS55146951A JP5348679A JP5348679A JPS55146951A JP S55146951 A JPS55146951 A JP S55146951A JP 5348679 A JP5348679 A JP 5348679A JP 5348679 A JP5348679 A JP 5348679A JP S55146951 A JPS55146951 A JP S55146951A
- Authority
- JP
- Japan
- Prior art keywords
- framework
- frame
- lead
- lead frame
- connecting piece
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
PURPOSE:To reduce the size of lead frame through a reduction of width of the framework of the lead frame, by providing the locating hole not in the frame work but in the lead portion of the lead frame. CONSTITUTION:An ordinary lead frame 3 has a tab 7 to which a semiconductor pellet 10 is fixed. The outermost framework 4 constituting the frame 3 is formed to have a reduced width by a punching. Accordingly, the framework 4 has a reduced mechanical strength and the cantilevered outermost lead 2 projecting in one direction therefrom has also a reduced strength. The framework 4 and the lead 2 are therefore connected by means of an auxiliary framework 5. A weak connecting piece 12 is disposed between the main framework 4 and the auxiliary frame 5 to enhance the strength of whole part of the frame 3. Then, the positioning hole 9 is formed. In this case, however, the positioning hole 9, which is usually formed in the main framework 4, is formed over the connecting piece 12 and a locally widened lead 2, because the main framework 4 has a reduced width. Then, the pellet 10 is fixed onto the tab 7, and the connecting piece 12 is cut off after the molding.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5348679A JPS55146951A (en) | 1979-05-02 | 1979-05-02 | Lead frame |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5348679A JPS55146951A (en) | 1979-05-02 | 1979-05-02 | Lead frame |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55146951A true JPS55146951A (en) | 1980-11-15 |
JPS6239543B2 JPS6239543B2 (en) | 1987-08-24 |
Family
ID=12944166
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5348679A Granted JPS55146951A (en) | 1979-05-02 | 1979-05-02 | Lead frame |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55146951A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59500340A (en) * | 1982-03-08 | 1984-03-01 | モトロ−ラ・インコ−ポレ−テツド | integrated circuit lead frame |
JPS59104149A (en) * | 1982-12-06 | 1984-06-15 | Hitachi Chem Co Ltd | Forming method for package of semiconductor |
JPS59132640A (en) * | 1983-01-20 | 1984-07-30 | Nec Corp | Lead frame for semiconductor element |
JPS60176552U (en) * | 1984-04-28 | 1985-11-22 | 凸版印刷株式会社 | etching parts |
JPS6139558A (en) * | 1984-07-31 | 1986-02-25 | Toshiba Glass Co Ltd | Semiconductor circuit substrate |
JPH04164357A (en) * | 1990-10-29 | 1992-06-10 | Nec Corp | Lead frame for semiconductor device |
-
1979
- 1979-05-02 JP JP5348679A patent/JPS55146951A/en active Granted
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59500340A (en) * | 1982-03-08 | 1984-03-01 | モトロ−ラ・インコ−ポレ−テツド | integrated circuit lead frame |
JPS59104149A (en) * | 1982-12-06 | 1984-06-15 | Hitachi Chem Co Ltd | Forming method for package of semiconductor |
JPS59132640A (en) * | 1983-01-20 | 1984-07-30 | Nec Corp | Lead frame for semiconductor element |
JPH0151060B2 (en) * | 1983-01-20 | 1989-11-01 | Nippon Electric Co | |
JPS60176552U (en) * | 1984-04-28 | 1985-11-22 | 凸版印刷株式会社 | etching parts |
JPS6139558A (en) * | 1984-07-31 | 1986-02-25 | Toshiba Glass Co Ltd | Semiconductor circuit substrate |
JPH04164357A (en) * | 1990-10-29 | 1992-06-10 | Nec Corp | Lead frame for semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JPS6239543B2 (en) | 1987-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55146951A (en) | Lead frame | |
JPS54123930A (en) | Tape cassette | |
CH609488A5 (en) | Method for fabricating a heterostructure semiconductor waveguide arrangement | |
JPS554983A (en) | Lead frame for semiconductor device | |
JPS5521118A (en) | Lead frame | |
JPS5669852A (en) | Lead frame for semiconductor device | |
JPS6450454A (en) | Manufacture of lead frame and semiconductor device | |
JPS54147780A (en) | Carrier tape | |
JPS56116654A (en) | Manufacturing of lead frame for semiconductor device | |
USD180695S (en) | Ear radio | |
JPS5360572A (en) | Ultrasonic wire bonding device | |
JPS56158462A (en) | Lead frame for single inline semiconductor device | |
JPS5596663A (en) | Method of fabricating semiconductor device | |
JPS564259A (en) | Lead frame | |
JPS55157235A (en) | Manufacture of semiconductor integrated circuit | |
JPS59200449A (en) | Lead frame for semiconductor device | |
JPS5314562A (en) | Mounting method of semiconductor pellet to lead frame | |
JPS57155760A (en) | Lead frame used for semiconductor and assembly and manufacture thereof | |
JPS5534453A (en) | Lead frame for semiconductor device | |
JPS57196554A (en) | Manufacture of lead frame | |
JPS547272A (en) | Semiconductor package | |
JPS5555540A (en) | Method of fabricating semiconductor device | |
JPS5624961A (en) | Lead frame for semiconductor device | |
JPS5424010A (en) | Production of magnetic heads | |
JPS538564A (en) | Semiconductor device |