JPS55146544A - Sort processing unit - Google Patents
Sort processing unitInfo
- Publication number
- JPS55146544A JPS55146544A JP5419879A JP5419879A JPS55146544A JP S55146544 A JPS55146544 A JP S55146544A JP 5419879 A JP5419879 A JP 5419879A JP 5419879 A JP5419879 A JP 5419879A JP S55146544 A JPS55146544 A JP S55146544A
- Authority
- JP
- Japan
- Prior art keywords
- data
- elements
- array
- register
- memory elements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Complex Calculations (AREA)
Abstract
PURPOSE: To increase a processing speed, by performing a parallel processing by a decision device peculiar to each array data in case of comparing a magnitude of an array data of N words which have already been sorted and a new data.
CONSTITUTION: An array data memory 1 consists of data memory elements 11, magnitude decision elements 12, decision result memory elements 13, shift control elements 14 which control a data shift between the memory elements 11, and movement control elements 15 which command to store a data of an updated register 2 in the memory elements 11, which have been disposed in 1024 rows and 32 columns. When its data array is made in ascending order and a new data consisting of 32 bits is input to the updated register 2, the element 12 decides a magnitude of a data of the element 11 and a data of the register 2, and writes its result in the element 13. As a result of the foregoing, the element 14 shifts backward by one word as to all the data in case it is shown that a data of the element 11 is large (for instance, the contents of the element 13 are "1"). After that, the element 15 moves a data of the register 2 to the element 11 of the address which has been made vacant by the aforesaid shift.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5419879A JPS55146544A (en) | 1979-05-04 | 1979-05-04 | Sort processing unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5419879A JPS55146544A (en) | 1979-05-04 | 1979-05-04 | Sort processing unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55146544A true JPS55146544A (en) | 1980-11-14 |
Family
ID=12963834
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5419879A Pending JPS55146544A (en) | 1979-05-04 | 1979-05-04 | Sort processing unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55146544A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57189246A (en) * | 1981-05-18 | 1982-11-20 | Ibm | Sorting of file record |
JPS5812049A (en) * | 1981-07-14 | 1983-01-24 | Omron Tateisi Electronics Co | Addition and deletion method for storage code of memory |
JPS5892027A (en) * | 1981-11-26 | 1983-06-01 | Canon Inc | Character processor |
JPS5936851A (en) * | 1982-08-24 | 1984-02-29 | Matsushita Electric Ind Co Ltd | Memory circuit |
-
1979
- 1979-05-04 JP JP5419879A patent/JPS55146544A/en active Pending
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57189246A (en) * | 1981-05-18 | 1982-11-20 | Ibm | Sorting of file record |
JPH0128412B2 (en) * | 1981-05-18 | 1989-06-02 | Intaanashonaru Bijinesu Mashiinzu Corp | |
JPS5812049A (en) * | 1981-07-14 | 1983-01-24 | Omron Tateisi Electronics Co | Addition and deletion method for storage code of memory |
JPH0157371B2 (en) * | 1981-07-14 | 1989-12-05 | Omron Tateisi Electronics Co | |
JPS5892027A (en) * | 1981-11-26 | 1983-06-01 | Canon Inc | Character processor |
JPH0465405B2 (en) * | 1981-11-26 | 1992-10-20 | Canon Kk | |
JPS5936851A (en) * | 1982-08-24 | 1984-02-29 | Matsushita Electric Ind Co Ltd | Memory circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3587057A (en) | Data sorting system | |
US4170039A (en) | Virtual address translation speed up technique | |
KR840003857A (en) | Digital signal processor | |
US3093814A (en) | Tag memory | |
JPS55146544A (en) | Sort processing unit | |
JPS5321542A (en) | Error data memory circuit | |
EP0369415A3 (en) | Sorting circuit | |
JPS55105760A (en) | Memory control unit | |
JPS55134442A (en) | Data transfer unit | |
JPS5547565A (en) | Fourier conversion processing system | |
JPS5688524A (en) | Channel controller | |
WO1998002886A3 (en) | Memory with fast decoding | |
US4890255A (en) | Data processing device for simultaneously activating and applying paraller trains of commands to memories for storing matrices | |
JPS5588154A (en) | Data storage method | |
JPS5542308A (en) | Semiconductor memory unit | |
SU1007099A1 (en) | Number sorting device | |
JPS56130893A (en) | Associative memory device | |
JPS523345A (en) | Data memory | |
JPS564875A (en) | Memory unit in sentence forming unit and the like | |
JPS5789150A (en) | Method for making coincident stored information of multiple electronic computer system | |
SU452036A1 (en) | Memory protection device | |
JPS5553744A (en) | Microprogram storing system | |
SU1092494A2 (en) | Device for sorting numbers | |
JPS6423488A (en) | Memory | |
JPS5697164A (en) | Test and set and test and reset system |