JPS55134961A - Semiconductor device and its preparation - Google Patents

Semiconductor device and its preparation

Info

Publication number
JPS55134961A
JPS55134961A JP4331379A JP4331379A JPS55134961A JP S55134961 A JPS55134961 A JP S55134961A JP 4331379 A JP4331379 A JP 4331379A JP 4331379 A JP4331379 A JP 4331379A JP S55134961 A JPS55134961 A JP S55134961A
Authority
JP
Japan
Prior art keywords
layer
type
groove
layers
mesa
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4331379A
Other languages
Japanese (ja)
Inventor
Kenjiro Yagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Instruments Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Priority to JP4331379A priority Critical patent/JPS55134961A/en
Publication of JPS55134961A publication Critical patent/JPS55134961A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0214Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
    • H01L27/0218Particular design considerations for integrated circuits for internal polarisation, e.g. I2L of field effect structures
    • H01L27/0225Charge injection in static induction transistor logic structures [SITL]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Local Oxidation Of Silicon (AREA)
  • Bipolar Transistors (AREA)
  • Weting (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

PURPOSE:To reduce the parasitic capacitance in an IC of a static induction transistor logic element (SITL) with a V-groove in a process easier than usual for improving the operation characteristic by self-aligning the p-type gate layer and the mesa layer for the drain. CONSTITUTION:On a p-type substrat having an n-type buried layer, an n-epitaxial layer is piled up, and p-type layers 51-54 are selectively formed, on which an n- epitaxial layer 32 is piled up. The layer 32 does not accumulate on oxide films 81- 84 on the p-type layer surface, and the p-type layers 51-54 diffuse slightly outward into the layer 32. The whole is covered with SiO2 film 85, which is selectively removed: it is left on mesa layers 321 and 322, and a space is left on the edge of the film 85 on the groove buttom. The whole except the mesa layers 321 and 322 is practically levelled by anisotropy etching, in order to newly form grooves 42 and 43. Then n<+> and p<+> diffusions are selectively provided, followed by wiring, and forming an injector 5, gate 50 and drain 6. A buried layer 2 is led from the groove 42 through an n<+>-layer 62 in order to form a source 60, and the groove 43 is provided with p<+> diffusion 55 for element isolation. The constitution permits fine processing to be easy, so that an SITL of small parasitic capacitance can be obtained.
JP4331379A 1979-04-10 1979-04-10 Semiconductor device and its preparation Pending JPS55134961A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4331379A JPS55134961A (en) 1979-04-10 1979-04-10 Semiconductor device and its preparation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4331379A JPS55134961A (en) 1979-04-10 1979-04-10 Semiconductor device and its preparation

Publications (1)

Publication Number Publication Date
JPS55134961A true JPS55134961A (en) 1980-10-21

Family

ID=12660305

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4331379A Pending JPS55134961A (en) 1979-04-10 1979-04-10 Semiconductor device and its preparation

Country Status (1)

Country Link
JP (1) JPS55134961A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0429251A (en) * 1990-05-25 1992-01-31 Canon Inc Developer

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5097279A (en) * 1973-12-25 1975-08-02
JPS5127780A (en) * 1974-08-30 1976-03-08 Matsushita Electric Ind Co Ltd TATEGATADENKAIKOKATORANJISUTA OYOBI SONOSEIZOHOHO
JPS5258483A (en) * 1975-11-10 1977-05-13 Hitachi Ltd Junction type field effect semiconductor device and its production
JPS53111282A (en) * 1977-01-12 1978-09-28 Handotai Kenkyu Shinkokai Semiconductor ic

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5097279A (en) * 1973-12-25 1975-08-02
JPS5127780A (en) * 1974-08-30 1976-03-08 Matsushita Electric Ind Co Ltd TATEGATADENKAIKOKATORANJISUTA OYOBI SONOSEIZOHOHO
JPS5258483A (en) * 1975-11-10 1977-05-13 Hitachi Ltd Junction type field effect semiconductor device and its production
JPS53111282A (en) * 1977-01-12 1978-09-28 Handotai Kenkyu Shinkokai Semiconductor ic

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0429251A (en) * 1990-05-25 1992-01-31 Canon Inc Developer

Similar Documents

Publication Publication Date Title
US5066602A (en) Method of making semiconductor ic including polar transistors
US4120707A (en) Process of fabricating junction isolated IGFET and bipolar transistor integrated circuit by diffusion
KR910001937A (en) High voltage IC manufacturing method
US4046609A (en) Method of manufacturing photo-diodes utilizing sequential diffusion
US3897282A (en) Method of forming silicon gate device structures with two or more gate levels
GB899858A (en) Plane concentric field-effect transistor and method of manufacturing the same
US3667006A (en) Semiconductor device having a lateral transistor
US3427212A (en) Method for making field effect transistor
US3832247A (en) Process for manufacturing integrated circuits
US3615936A (en) Semiconductor device and method of making the same
JPS55134961A (en) Semiconductor device and its preparation
US3846193A (en) Minimizing cross-talk in l.e.d.arrays
US4404579A (en) Semiconductor device having reduced capacitance and method of fabrication thereof
US3600642A (en) Mos structure with precisely controlled channel length and method
Declercq A new C-MOS technology using anisotropic etching of silicon
FR2356276A1 (en) Semiconductor device with two layers of opposite conductivity - has one layer with zone of reduced thickness peripherally surrounding semiconductor device (NL 23.12.77)
GB1221868A (en) Semiconductor device
GB1048424A (en) Improvements in or relating to semiconductor devices
JPS568849A (en) Manufacture of semiconductor integrated circuit
GB1165187A (en) Semiconductor Structure Employing a High Resistivity Gallium Arsenide Substrate
GB1211117A (en) Integrated semiconductor devices
GB1399526A (en) Semiconductor device
GB1307538A (en) Semiconductor structures and methods for forming such structures
GB1241809A (en) A method for manufacturing a semiconductor device
JPS5660065A (en) Semiconductor device