JPS54142058A - Logic circuit - Google Patents
Logic circuitInfo
- Publication number
- JPS54142058A JPS54142058A JP5086278A JP5086278A JPS54142058A JP S54142058 A JPS54142058 A JP S54142058A JP 5086278 A JP5086278 A JP 5086278A JP 5086278 A JP5086278 A JP 5086278A JP S54142058 A JPS54142058 A JP S54142058A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- rise
- current capacity
- begins
- phi1
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
PURPOSE:To facilitate the control of the delay time for the activation timing by connecting the MOSFET's of different current capacity in series between power sources and then applying the output signal and the signal sent from the input to the gate of MOSFET each. CONSTITUTION:When basic input clock inversion phiTTL of RAM shifts from H to L level and then enters the active period, MOSFETQ3 and Q6 become inconductive and the potential of node 2 begins to rise via MOSFETQ2. As a result, node 5 of MOSFETQ8 and Q9 connected in series between the power sources becomes L level, and MOSFETQ7 becomes inconductive with Q5 turned conductive. And activation timing signal phi1 begins to rise. When the rising of signal phi1 is over, signal P begins to rise. Signal P is then applied to the gate of FETQ8. The current capacity of FETQ9 is set larger than FETQ8, and at the same time the current capacity of FETQ7 is set larger enough than Q5. As a result, the rise of signal phi1 can be accelerated. The rise time of signal phi1 is adjusted through setting of the current capacity of Q8 and Q9, thus obtaining the necessary address setup time.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5086278A JPS54142058A (en) | 1978-04-27 | 1978-04-27 | Logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5086278A JPS54142058A (en) | 1978-04-27 | 1978-04-27 | Logic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54142058A true JPS54142058A (en) | 1979-11-05 |
JPS641976B2 JPS641976B2 (en) | 1989-01-13 |
Family
ID=12870522
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5086278A Granted JPS54142058A (en) | 1978-04-27 | 1978-04-27 | Logic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54142058A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5711533A (en) * | 1980-06-25 | 1982-01-21 | Mitsubishi Electric Corp | Output circuit for mos integrated circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5135272A (en) * | 1974-09-20 | 1976-03-25 | Hitachi Ltd |
-
1978
- 1978-04-27 JP JP5086278A patent/JPS54142058A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5135272A (en) * | 1974-09-20 | 1976-03-25 | Hitachi Ltd |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5711533A (en) * | 1980-06-25 | 1982-01-21 | Mitsubishi Electric Corp | Output circuit for mos integrated circuit |
JPH0324098B2 (en) * | 1980-06-25 | 1991-04-02 | Mitsubishi Electric Corp |
Also Published As
Publication number | Publication date |
---|---|
JPS641976B2 (en) | 1989-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1524768A (en) | Timming signal generating circuits | |
JPS5345939A (en) | Ram circuit | |
JPS54142058A (en) | Logic circuit | |
JPS5632824A (en) | Pulse eliminating circuit | |
JPS5442949A (en) | Ternary converter circuit | |
JPS5261945A (en) | Transistor circuit | |
JPS5253251A (en) | Constant voltage circuit | |
JPS5267557A (en) | Logical circuit | |
JPS57162834A (en) | Pulse generating circuit | |
JPS5534518A (en) | Lsi parameter setting system | |
JPS5442948A (en) | Ternary converter circuit | |
JPS6416022A (en) | Bus driving circuit | |
JPS5352348A (en) | Cmos input circuit | |
JPS6453396A (en) | Output buffer circuit | |
JPS53105163A (en) | Current amplifier circuit | |
JPS5260544A (en) | Signal converter circuit | |
JPS5234651A (en) | Pulse generator | |
JPS5553177A (en) | Driving circuit of gto thyristor | |
JPS57203319A (en) | Pulse delaying circuit | |
JPS57116401A (en) | Frequency multiplying circuit | |
JPS5744328A (en) | Pulse extractor | |
JPS5567669A (en) | Signal output circuit of ultrasonic pulse switch | |
JPS54107664A (en) | Programmable counter | |
JPS5525212A (en) | Pulse duration-direct current conversion circuit | |
JPS5553923A (en) | Voltage selection circuit |