JPS54124646A - Logical operation controller - Google Patents
Logical operation controllerInfo
- Publication number
- JPS54124646A JPS54124646A JP3206678A JP3206678A JPS54124646A JP S54124646 A JPS54124646 A JP S54124646A JP 3206678 A JP3206678 A JP 3206678A JP 3206678 A JP3206678 A JP 3206678A JP S54124646 A JPS54124646 A JP S54124646A
- Authority
- JP
- Japan
- Prior art keywords
- logical operation
- bit
- memory
- stored
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Executing Machine-Instructions (AREA)
- Programmable Controllers (AREA)
Abstract
PURPOSE: To supply a logical operation controller which performs the logical operation between inputted n-bit data and n-bit data which has been stored already, by using n-number arithmetic control units for one bit to input n-bit data.
CONSTITUTION: Plural sets of program codes where an operation code, an I/O command and a data memory address are made into a set are stored in program memory 4. Logical operation units 1, 2 and 3 are the same unit and operate synchronously with the same clock signal and read simultaneously operation codes stored in program memory 4 and have respective operations designated. At this time, bits of the I/O command and distributed to input interface 8, output interface 9, data memory 6 and register memory 7 one by one, and the unit which bit "1" is given to is operated.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3206678A JPS54124646A (en) | 1978-03-20 | 1978-03-20 | Logical operation controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3206678A JPS54124646A (en) | 1978-03-20 | 1978-03-20 | Logical operation controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54124646A true JPS54124646A (en) | 1979-09-27 |
Family
ID=12348498
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3206678A Pending JPS54124646A (en) | 1978-03-20 | 1978-03-20 | Logical operation controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54124646A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62145304A (en) * | 1985-12-20 | 1987-06-29 | Fuji Electric Co Ltd | Program arithmetic unit |
-
1978
- 1978-03-20 JP JP3206678A patent/JPS54124646A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62145304A (en) * | 1985-12-20 | 1987-06-29 | Fuji Electric Co Ltd | Program arithmetic unit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IE40493B1 (en) | Lsi progammable processor | |
JPS56116147A (en) | Digital semiconductor integrated circuit and digital control system using it | |
EP0184158A3 (en) | Control unit for a microprogrammable processor | |
JPS54100634A (en) | Computer | |
EP0037935A3 (en) | Sequence control circuit for a computer | |
JPS54124646A (en) | Logical operation controller | |
JPS55134442A (en) | Data transfer unit | |
JPS57197961A (en) | Conversion system for image data | |
JPS5663628A (en) | Data processing device | |
JPS57169809A (en) | Programmable logic controller | |
JPS5771054A (en) | Microprogram controller | |
SU999140A1 (en) | Code converter | |
JPS6455640A (en) | Fifo memory | |
JPS5682951A (en) | Microprogram controlling system | |
JPS57117067A (en) | Sentence editing device | |
GB940636A (en) | Computer system | |
JPS5576438A (en) | Display unit | |
SU1721828A1 (en) | Binary code-to-redundant binary code converter | |
JPS641075A (en) | Picture processor | |
JPS6458016A (en) | Digital delay circuit | |
JPS5752905A (en) | Step type memory sequencer | |
JPS556622A (en) | Microprogram sequence control circuuit | |
JPS5592935A (en) | Screen memory control system | |
JPS5769413A (en) | Programmable logic controller | |
DE3270119D1 (en) | Cpu of a digital multibit computer system |