JPH09289139A - Manufacture of solid-state chip electrolytic capacitor - Google Patents

Manufacture of solid-state chip electrolytic capacitor

Info

Publication number
JPH09289139A
JPH09289139A JP10073896A JP10073896A JPH09289139A JP H09289139 A JPH09289139 A JP H09289139A JP 10073896 A JP10073896 A JP 10073896A JP 10073896 A JP10073896 A JP 10073896A JP H09289139 A JPH09289139 A JP H09289139A
Authority
JP
Japan
Prior art keywords
anode lead
lead wire
layer
anode
electrolytic capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10073896A
Other languages
Japanese (ja)
Other versions
JP3794751B2 (en
Inventor
Koichi Mitsui
紘一 三井
Junichi Murakami
村上  順一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nichicon Corp
Original Assignee
Nichicon Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nichicon Corp filed Critical Nichicon Corp
Priority to JP10073896A priority Critical patent/JP3794751B2/en
Publication of JPH09289139A publication Critical patent/JPH09289139A/en
Application granted granted Critical
Publication of JP3794751B2 publication Critical patent/JP3794751B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G2/00Details of capacitors not covered by a single one of groups H01G4/00-H01G11/00
    • H01G2/02Mountings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G2/00Details of capacitors not covered by a single one of groups H01G4/00-H01G11/00
    • H01G2/02Mountings
    • H01G2/06Mountings specially adapted for mounting on a printed-circuit support
    • H01G2/065Mountings specially adapted for mounting on a printed-circuit support for surface mounting, e.g. chip capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/002Details
    • H01G4/228Terminals
    • H01G4/236Terminals leading through the housing, i.e. lead-through

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)

Abstract

PROBLEM TO BE SOLVED: To a method for fabricating a solid-state chip electrolytic capacitor which can have an excellent effective volume utilization percentage, by shortening a projection or tab part of an anode lead wire without impairing such an electrical characteristic as an impedance characteristic, productivity and yield. SOLUTION: A capacitor element 1 has an anode surface with anode lead wire, on which a dielectric oxide coating, a solid-state electrolytic layer, a carbon layer and cathode electrode layer are formed. The capacitor element 1 is coated with encapsulating resin 3, the anode lead wire 2 is formed therein with a cut line 10, the wire is cut off at the cut line 10, a cut face of the wire is plated to form a plated layer 13, and an anode electrode layer 4a is formed on the plated layer 13.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】本発明はチップ形固体電解コンデンサの製
造方法に関するものである。
The present invention relates to a method for manufacturing a chip type solid electrolytic capacitor.

【0002】[0002]

【従来の技術】従来のチップ形固体電解コンデンサは、
図3に示すように陽極導出線2を具備したコンデンサ素
子1を樹脂外装したのち、前記陽極導出線2及び前記コ
ンデンサ素子1の一部分それぞれに電気的,機械的に接
続する陽極電極層4a及び陰極電極層4bを形成してい
た。
2. Description of the Related Art A conventional chip type solid electrolytic capacitor is
As shown in FIG. 3, after the capacitor element 1 having the anode lead wire 2 is covered with resin, the anode lead wire 2 and a part of the capacitor element 1 are electrically and mechanically connected to the anode electrode layer 4a and the cathode. The electrode layer 4b was formed.

【0003】上述の従来のチップ形固体電解コンデンサ
の陽極電極層4aは、陽極導出線2との接合を強固にす
る為、陽極導出線2上の誘電体酸化皮膜などをサンドブ
ラスト法で除去するとともに、陽極導出線2の表面に凹
凸面を形成し、その上に無電解めっき層を形成して陽極
電極層4aを構成していた。
The anode electrode layer 4a of the conventional chip-type solid electrolytic capacitor described above is formed by removing the dielectric oxide film and the like on the anode lead-out wire 2 by sandblasting in order to strengthen the connection with the anode lead-out wire 2. An uneven surface was formed on the surface of the anode lead wire 2, and an electroless plating layer was formed on the uneven surface to form the anode electrode layer 4a.

【0004】[0004]

【発明が解決しようとする課題】しかしながら前記の従
来のチップ状固体電解コンデンサは、上述の通り凹凸面
を形成した陽極導出線2と無電解めっき層を接合する部
分がチップ形固体電解コンデンサの突起分の長さ、即ち
陽極タブ長さに直接影響する。
However, in the above-described conventional chip-shaped solid electrolytic capacitor, the portion for joining the anode lead-out wire 2 having the uneven surface and the electroless plating layer as described above is the protrusion of the chip-type solid electrolytic capacitor. It directly affects the length of the minute, that is, the anode tab length.

【0005】よって、上記の陽極タブ長さは、チップ状
固体電解コンデンサの体積有効活用率を低いものとする
上、実装基板設計時、実装面積を大きくし、高密度実装
化への妨げとなっていた。
Therefore, the above-mentioned length of the anode tab makes the volume effective utilization rate of the chip-shaped solid electrolytic capacitor low and, at the time of designing the mounting board, increases the mounting area and hinders high-density mounting. Was there.

【0006】現在まで、このタブ長さを短くすることが
検討されてきたが、サンドブラスト法による加工精度等
を含め、現状以上にタブ長さを短くすることが実際上困
難であり、今後このタブ長さをいかに短寸化するかが重
要な課題となっていた。
Until now, it has been studied to shorten the tab length, but it is practically difficult to shorten the tab length more than the current one, including the processing accuracy by the sandblast method, and this tab will be used in the future. An important issue was how to shorten the length.

【0007】一方、上述の課題を解決する為、図4,5
に示すように陽極導出線2の先端部と無電解めっき層と
を接続する構造が提示されている。
On the other hand, in order to solve the above problems, FIGS.
As shown in FIG. 3, a structure is proposed in which the tip of the anode lead wire 2 and the electroless plating layer are connected.

【0008】ところが、図5に示すように上記構造品は
コンデンサ素子を樹脂外装したのち陽極導出線2をカッ
トし、無電解めっき層を形成するものであるが、前記陽
極導出線2のカット面がカット歯により鏡面もしくは、
比較的凹凸の無いなめらかな面となってしまうので、無
電解めっき層との接合が不充分となり、インピーダンス
特性などの電気特性が劣化し、特に、半田耐熱試験(例
えば240℃ 10秒間 半田ディップ)後は、著しい
インピーダンス特性の劣化が認められ、実用化すること
が困難であった。
However, as shown in FIG. 5, in the above-mentioned structure, the capacitor lead is coated with resin and then the anode lead wire 2 is cut to form an electroless plating layer. Is a mirror surface due to the cut teeth, or
Since it becomes a smooth surface with relatively no unevenness, the connection with the electroless plating layer becomes insufficient, and the electrical characteristics such as impedance characteristics deteriorate, especially in the solder heat resistance test (for example, solder dipping at 240 ° C for 10 seconds). After that, remarkable deterioration of impedance characteristics was observed, and it was difficult to put it into practical use.

【0009】本発明は上記従来の課題を解決するもの
で、従来のチップ形固体電解コンデンサに対し、インピ
ーダンス特性をはじめとする電気特性及び生産性、歩留
を低下させることなくタブ長さを短寸化し、優れた体積
有効活用率を有するチップ形固体電解コンデンサの製造
方法を提供することを目的とするものである。
The present invention solves the above-mentioned conventional problems, and shortens the tab length as compared with the conventional chip-type solid electrolytic capacitor without lowering the electrical characteristics such as impedance characteristics and productivity, and the yield. It is an object of the present invention to provide a method for manufacturing a chip-type solid electrolytic capacitor that is reduced in size and has an excellent effective volume utilization rate.

【0010】[0010]

【課題を解決する為の手段】本発明は、陽極導出線2を
具備した陽極体表面に、誘電体酸化皮膜、固体電解質
層、カーボン層、陰極電極層を形成して成るコンデンサ
素子1に外装樹脂3を被覆したのち該陽極導出線2に刻
み目を形成し、該刻み目10より陽極導出線2を切断さ
せてなる破断面と接続するめっきを施し、該めっき層1
3上に陽極電極層4aを形成することを特徴とするチッ
プ形固体電解コンデンサの製造方法である。ここで、上
記破断面は外装樹脂層とほぼ同一平面をなすように形成
される。
According to the present invention, a capacitor element 1 is formed by forming a dielectric oxide film, a solid electrolyte layer, a carbon layer, and a cathode electrode layer on the surface of an anode body having an anode lead wire 2. After coating with the resin 3, notches are formed in the anode lead-out wire 2, and plating is performed to connect to a fracture surface formed by cutting the anode lead-out wire 2 from the notch 10 to form the plating layer 1
3 is a method for manufacturing a chip-type solid electrolytic capacitor, which is characterized in that the anode electrode layer 4a is formed on the electrode 3. Here, the fracture surface is formed so as to be substantially flush with the exterior resin layer.

【0011】[0011]

【発明の実施の形態】コンデンサ素子1に外装樹脂3を
被覆したのち、該陽極導出線2に刻み目10を形成し、
該刻み目10より陽極導出線2を切断させてなる破断面
が外装樹脂層とほぼ同一平面をなすように形成し、該破
断面と接続するめっきを施し、該めっき層13上に陽極
電極層4aを形成する。従来、サンドブラスト法により
陽極導出線の表面に凹凸面を形成し、これにめっき層を
接続していたタブ部分が不要となるので、優れた体積有
効活用率を得ることができる。また、陽極導出線のめっ
き層との接合部分は、導出線の折り取り破断面となるた
め、めっき層と電気的,機械的に接続するのに充分な凹
凸状態を得ることができ、電気特性を劣化させることが
ない。
BEST MODE FOR CARRYING OUT THE INVENTION After coating an exterior resin 3 on a capacitor element 1, a notch 10 is formed on the anode lead wire 2,
The anode lead wire 2 is cut from the notch 10 to form a fracture surface that is substantially flush with the exterior resin layer, plating is performed to connect the fracture surface, and the anode electrode layer 4a is formed on the plating layer 13. To form. Conventionally, since an uneven surface is formed on the surface of the anode lead wire by the sand blast method and the tab portion which connects the plating layer to this is not necessary, an excellent effective volume utilization rate can be obtained. Further, since the joining portion of the anode lead wire with the plating layer has a broken cross section of the lead wire, it is possible to obtain a concavo-convex state sufficient to electrically and mechanically connect with the plating layer, and the electrical characteristics Does not deteriorate.

【0012】[0012]

【実施例1】以下に本発明の実施例について、添付図面
を参照しつつ説明する。
Embodiment 1 An embodiment of the present invention will be described below with reference to the accompanying drawings.

【0013】図1は、本発明の一実施例を示す断面図で
ある。
FIG. 1 is a sectional view showing an embodiment of the present invention.

【0014】この図1においてコンデンサ素子1は、陽
極導出線2を具備した陽極体の表面に誘電体酸化皮膜,
電解質層,カーボン層,陰極層を順次形成したものであ
る。
In FIG. 1, the capacitor element 1 comprises a dielectric oxide film on the surface of an anode body having an anode lead wire 2.
An electrolyte layer, a carbon layer, and a cathode layer are sequentially formed.

【0015】前記コンデンサ素子1を静電塗装法で樹脂
外装し、エアブローやサンドブラストなどの手段によ
り、陽極導出線2及びコンデンサ素子1の陰極層を表出
させたのち、図6に示すように先端がV字状の上型11
と下型12の間に陽極導出線2を固定して圧接し、陽極
導出線2に陽極導出線2の線径の50%の深さになるよ
う刻み目10を設けた。
The capacitor element 1 is coated with a resin by an electrostatic coating method, and the anode lead wire 2 and the cathode layer of the capacitor element 1 are exposed by means such as air blow or sand blasting, and then the tip as shown in FIG. Is V-shaped upper mold 11
The anode lead wire 2 was fixed and pressed between the lower die 12 and the lower mold 12, and the notch 10 was provided in the anode lead wire 2 so that the depth was 50% of the wire diameter of the anode lead wire 2.

【0016】次に前記刻み目にレーザ照射して急冷し
た。このときレーザはYAGレーザを用い、スポット照
射、出力0.6J、パルス巾2.0msで処理した。
尚、スポット径は陽極導出線径とほぼ同一とし、約φ
0.3mmとした。又、急冷はフロン134a等により
約−55℃とした。
Then, the laser was applied to the above-mentioned notch to quench it. At this time, a YAG laser was used as a laser, and the spot irradiation, the output was 0.6 J, and the pulse width was 2.0 ms.
The spot diameter should be approximately the same as the diameter of the anode lead wire,
0.3 mm. Further, the rapid cooling was performed at about -55 ° C. by using Freon 134a.

【0017】続いて前記刻み目10を支点として陽極導
出線2を折り曲げて切断した。
Subsequently, the anode lead wire 2 was bent and cut using the notch 10 as a fulcrum.

【0018】次に、前記陽極導出線2の刻み目10部分
での折り曲げ切断による破断面2aと接続するNiめっ
き層を含む、陽極電極層4a及びコンデンサ素子1の陰
極層と接続する陰極電極層4bとを形成し、チップ形固
体電解コンデンサを製作した。
Next, the anode electrode layer 4a and the cathode electrode layer 4b connected to the cathode layer of the capacitor element 1 including the Ni plating layer connected to the fracture surface 2a formed by bending and cutting at the notch 10 portion of the anode lead-out wire 2. Then, a chip type solid electrolytic capacitor was manufactured.

【0019】破断面2aとこれに接続するNiめっき層
との接触抵抗を推察すると、前述の刻み目10は陽極導
出線2の断面積に対し可能な限り小さい方が陽極導出線
2の破断面2aと接続するNiめっき層との接合面積が
広くなり、好ましいものであるが、これは15%以上の
範囲の面積で形成することが望ましい。即ち、陽極導出
線2の断面積に対し、刻み目10が15%未満で形成し
た場合、切断時に折り曲げ回数が多くなり作業性が悪い
上に、折り曲げ時に陽極導出線2とコンデンサ素子1の
陽極体の接続部にストレスが加わることにより、誘電体
酸化皮膜が損傷し、漏れ電流不良が多発する等の問題が
生じる。
When the contact resistance between the fracture surface 2a and the Ni plating layer connected thereto is inferred, the fracture surface 2a of the anode lead-out wire 2 is as small as possible with respect to the cross-sectional area of the anode lead-out wire 2 of the above-mentioned notch 10. This is preferable because it increases the bonding area with the Ni plating layer that is connected to the Ni plating layer. However, it is desirable to form this in an area of 15% or more. That is, when the indentation 10 is formed with less than 15% of the cross-sectional area of the anode lead-out wire 2, the number of times of bending is increased at the time of cutting, workability is poor, and the anode lead-out wire 2 and the anode body of the capacitor element 1 are bent during bending. When stress is applied to the connection portion of the dielectric oxide film, the dielectric oxide film is damaged, and problems such as frequent leakage current failures occur.

【0020】以上の製造方法により製作したチップ形固
体電解コンデンサは、従来サンドブラスト法により陽極
導出線の表面に凹凸面を形成し、これにめっき層を接続
していたタブ部分が不要となる一方、陽極導出線に刻み
目を設け、刻み目より折り曲げ切断して陽極導出線の破
断面を形成した為、この破断面、即ち陽極導出線の一部
分は、めっき層と電気的,機械的に接続するに充分な凹
凸状態を得ることができ、インピーダンス特性などの電
気特性を劣化させることなく、優れた体積有効活用率の
チップ状固体電解コンデンサを得ることができた。表1
は、本発明法により得たチップ状固体電解コンデンサと
図4及び図5に示す従来のチップ状固体電解コンデンサ
と、図3に示す従来のチップ状固体電解コンデンサにお
けるインピーダンス特性の比較である。
In the chip type solid electrolytic capacitor manufactured by the above manufacturing method, the uneven surface is formed on the surface of the anode lead wire by the conventional sand blasting method, and the tab portion which connects the plating layer to the surface is not required. Since the anode lead-out wire has a notch and is bent and cut from the notch to form a broken surface of the anode lead-out wire, this broken surface, that is, a part of the anode lead-out wire is sufficient for electrical and mechanical connection with the plating layer. It was possible to obtain such a concavo-convex state, and it was possible to obtain a chip solid electrolytic capacitor having an excellent volume effective utilization rate without deteriorating the electrical characteristics such as impedance characteristics. Table 1
4 is a comparison of impedance characteristics of the chip solid electrolytic capacitor obtained by the method of the present invention, the conventional chip solid electrolytic capacitors shown in FIGS. 4 and 5, and the conventional chip solid electrolytic capacitor shown in FIG.

【0021】[0021]

【表1】 [Table 1]

【0022】表1から明らかな通り、本発明による実施
例により得たチップ形固体電解コンデンサは、インピー
ダンス特性を劣化させることなく優れた電気特性を保持
している。
As is clear from Table 1, the chip-type solid electrolytic capacitors obtained by the examples according to the present invention have excellent electric characteristics without deteriorating the impedance characteristics.

【0023】[0023]

【発明の効果】上記製造方法によれば、陽極導出線に刻
み目を設け、これより折り曲げて切断し、陽極導出線の
破断面とNiなどのめっき層を接続するようにする為、
従来サンドブラスト法により陽極導出線の表面に凹凸を
形成し、これにめっき層を接続していたタブ部分が不要
となる一方、陽極導出線に刻み目を設け、刻み目より折
り曲げ切断して陽極導出線の破断面を形成した為、この
破断面、即ち陽極導出線の一部分はめっき層と電気的,
機械的に接続するに充分な凹凸状態を得ることができ、
インピーダンス特性などの電気特性を劣化させることな
く、優れた体積有効活用率を有するチップ形固体電解コ
ンデンサを得ることができる。
According to the above-described manufacturing method, the anode lead wire is provided with a notch, and the anode lead wire is bent and cut to connect the fracture surface of the anode lead wire to the plating layer such as Ni.
Conventionally, the unevenness is formed on the surface of the anode lead-out wire by the sandblast method, and the tab portion that connects the plating layer to this is unnecessary, while the notch is provided on the anode lead-out wire and the anode lead-out wire is bent and cut from the notch. Since a fracture surface is formed, this fracture surface, that is, a part of the anode lead wire, is electrically connected to the plating layer,
It is possible to obtain a concavo-convex state sufficient for mechanical connection,
It is possible to obtain a chip type solid electrolytic capacitor having an excellent volume effective utilization rate without deteriorating electrical characteristics such as impedance characteristics.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明による一実施例を示すチップ形固体電解
コンデンサの断面図である。
FIG. 1 is a cross-sectional view of a chip-type solid electrolytic capacitor showing an embodiment according to the present invention.

【図2】本発明による一実施例を示す陽極導出線の刻み
目での切断後の状態斜視図である。
FIG. 2 is a perspective view showing a state according to an embodiment of the present invention after cutting the anode lead wire at the notch.

【図3】従来のチップ形固体電解コンデンサの断面図で
ある。
FIG. 3 is a cross-sectional view of a conventional chip type solid electrolytic capacitor.

【図4】従来のチップ形固体電解コンデンサの他の例を
示す断面図である。
FIG. 4 is a cross-sectional view showing another example of a conventional chip-type solid electrolytic capacitor.

【図5】図4に示すチップ形固体電解コンデンサの製造
途中における陽極導出線切断後の状態斜視図である。
5 is a perspective view showing a state after cutting the anode lead wire in the process of manufacturing the chip-type solid electrolytic capacitor shown in FIG. 4. FIG.

【図6】本発明による陽極導出線に刻み目を形成する工
程の説明図である。
FIG. 6 is an explanatory diagram of a step of forming a notch on the anode lead wire according to the present invention.

【符号の説明】[Explanation of symbols]

1 コンデンサ素子 2 陽極導出線 2a 陽極導出線の破断面 3 外装樹脂 4a 陽極電極層 4b 陰極電極層 10 陽極導出線の刻み目 11 陽極導出線への刻み目形成工程の上型 12 陽極導出線への刻み目形成工程の下型 13 めっき層 DESCRIPTION OF SYMBOLS 1 Capacitor element 2 Anode lead wire 2a Fracture surface of anode lead wire 3 Exterior resin 4a Anode electrode layer 4b Cathode electrode layer 10 Notch of anode lead wire 11 Upper die of notch forming process to anode lead wire 12 Notch to anode lead wire Lower mold 13 of the forming process

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 陽極導出線(2)を具備した陽極体表面
に、誘電体酸化皮膜、固体電解質層、カーボン層、陰極
電極層を形成して成るコンデンサ素子(1)に外装樹脂
(3)を被覆したのち、該陽極導出線(2)に刻み目
(10)を形成し、該刻み目(10)より陽極導出線
(2)を切断させてなる破断面と接続するめっきを施
し、該めっき層(13)上に陽極電極層(4a)を形成
することを特徴とするチップ形固体電解コンデンサの製
造方法。
1. An exterior resin (3) for a capacitor element (1) formed by forming a dielectric oxide film, a solid electrolyte layer, a carbon layer, and a cathode electrode layer on the surface of an anode body having an anode lead wire (2). After coating with, the notch (10) is formed on the anode lead wire (2), and plating is performed to connect to the fracture surface formed by cutting the anode lead wire (2) from the notch (10), and the plating layer (13) A method for manufacturing a chip-type solid electrolytic capacitor, which comprises forming an anode electrode layer (4a) on it.
【請求項2】 上記破断面が外装樹脂層とほぼ同一平面
をなすように形成することを特徴とする請求項1のチッ
プ系固体電解コンデンサの製造方法。
2. The method for manufacturing a chip solid electrolytic capacitor according to claim 1, wherein the fracture surface is formed so as to be substantially flush with the exterior resin layer.
【請求項3】 上記陽極導出線(2)に形成した刻み目
(10)にレーザー照射して加熱し、急冷した後、折り
曲げ切断することを特徴とする請求項1のチップ形固体
電解コンデンサの製造方法。
3. The chip-type solid electrolytic capacitor according to claim 1, wherein the notch (10) formed on the anode lead wire (2) is irradiated with a laser to be heated, rapidly cooled, and then bent and cut. Method.
JP10073896A 1996-04-23 1996-04-23 Manufacturing method of chip-type solid electrolytic capacitor Expired - Fee Related JP3794751B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10073896A JP3794751B2 (en) 1996-04-23 1996-04-23 Manufacturing method of chip-type solid electrolytic capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10073896A JP3794751B2 (en) 1996-04-23 1996-04-23 Manufacturing method of chip-type solid electrolytic capacitor

Publications (2)

Publication Number Publication Date
JPH09289139A true JPH09289139A (en) 1997-11-04
JP3794751B2 JP3794751B2 (en) 2006-07-12

Family

ID=14281917

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10073896A Expired - Fee Related JP3794751B2 (en) 1996-04-23 1996-04-23 Manufacturing method of chip-type solid electrolytic capacitor

Country Status (1)

Country Link
JP (1) JP3794751B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008108931A (en) * 2006-10-26 2008-05-08 Rohm Co Ltd Solid-state electrolytic capacitor and its manufacturing method
JP2016122689A (en) * 2014-12-24 2016-07-07 昭和電工株式会社 Articles for solid electrolytic capacitor, solid electrolytic capacitor, lead frame, and manufacturing method of solid electrolytic capacitor
CN106252063A (en) * 2016-10-08 2016-12-21 安徽四新电子有限责任公司 A kind of novel capacitor

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008108931A (en) * 2006-10-26 2008-05-08 Rohm Co Ltd Solid-state electrolytic capacitor and its manufacturing method
JP2016122689A (en) * 2014-12-24 2016-07-07 昭和電工株式会社 Articles for solid electrolytic capacitor, solid electrolytic capacitor, lead frame, and manufacturing method of solid electrolytic capacitor
US10128053B2 (en) 2014-12-24 2018-11-13 Showa Denko K.K. Solid electrolytic capacitor article, solid electrolytic capacitor, lead frame and method for manufacturing solid electrolytic capacitor
CN106252063A (en) * 2016-10-08 2016-12-21 安徽四新电子有限责任公司 A kind of novel capacitor

Also Published As

Publication number Publication date
JP3794751B2 (en) 2006-07-12

Similar Documents

Publication Publication Date Title
JP2004103981A (en) Method for manufacturing solid electrolytic capacitor and solid electrolytic capacitor manufactured by this method
JPS5845171B2 (en) Manufacturing method of solid electrolytic capacitor
KR100315790B1 (en) Method of Manufacturing Bead Inductor and the Bead Inductor Produced Thereby
JP2001177054A (en) Insulation circuit board and power semiconductor device using same
JP3794751B2 (en) Manufacturing method of chip-type solid electrolytic capacitor
JPH04164310A (en) Manufacture of chip type solid electrolytic capacitor
JPH08115855A (en) Lamination-type solid electrolytic capacitor
JPH04246813A (en) Solid electrolytic capacitor containing fuse
JP3132053B2 (en) Solid electrolytic capacitors
JPH09293634A (en) Method of manufacturing solid electrolytic capacitor
JP4285346B2 (en) Manufacturing method of solid electrolytic capacitor
JPH05234828A (en) Manufacture of solid electrolytic capacitor
JP3359459B2 (en) Manufacturing method of chip-shaped electronic components
JPH02140906A (en) Connection structure of lead wire
JPH05243100A (en) Manufacture of solid-state electrolytic capacitor
JPH07106204A (en) Solid electrolytic capacitor
JPH03155300A (en) Manufacture of voice coil for speaker
JPH1041193A (en) Manufacture of solid electrolytic capacitor
JPH07272981A (en) Manufacturing method of chip type electronic parts
JP3033647B2 (en) Fused solid electrolytic capacitor and method of manufacturing the same
JPH04119622A (en) Manufacture of chip type solid electrolytic capacitor
JPH0620883A (en) Manufacture of chip-type solid-state electrolytic capacitor
JPH0155572B2 (en)
JPS61216349A (en) Plating method of glass terminal
JPH056843A (en) Manufacture of solid electrolytic capacitor

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051024

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051031

A521 Written amendment

Effective date: 20051227

Free format text: JAPANESE INTERMEDIATE CODE: A523

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060410

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060411

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090421

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 4

Free format text: PAYMENT UNTIL: 20100421

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110421

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120421

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120421

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130421

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130421

Year of fee payment: 7

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130421

Year of fee payment: 7

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 7

Free format text: PAYMENT UNTIL: 20130421

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130421

Year of fee payment: 7

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees