JPH0727921B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPH0727921B2 JPH0727921B2 JP62190096A JP19009687A JPH0727921B2 JP H0727921 B2 JPH0727921 B2 JP H0727921B2 JP 62190096 A JP62190096 A JP 62190096A JP 19009687 A JP19009687 A JP 19009687A JP H0727921 B2 JPH0727921 B2 JP H0727921B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- semiconductor device
- temperature
- bonding
- wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85053—Bonding environment
- H01L2224/85095—Temperature settings
- H01L2224/85099—Ambient temperature
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85203—Thermocompression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01007—Nitrogen [N]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/201—Temperature ranges
- H01L2924/20102—Temperature range 0 C=<T<60 C, 273.15 K =<T< 333.15K
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/207—Diameter ranges
- H01L2924/20753—Diameter ranges larger or equal to 30 microns less than 40 microns
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置の製造方法に関し、特にワイヤボン
ディングを改善した半導体装置の製造方法に関する。
ディングを改善した半導体装置の製造方法に関する。
従来、半導体装置に設けたボンディングパッドを外部導
出用のリードに電気的に接続する方法として、ボンディ
ングパッドとリードとを金線等のワイヤで接続するワイ
ヤボンディング工程が施される。このワイヤボンディン
グ技術としては、所謂NTC法(ネイルヘッド・サーモコ
ンプレションボンディング法)と呼ばれる熱圧着法が一
般に用いられていた。
出用のリードに電気的に接続する方法として、ボンディ
ングパッドとリードとを金線等のワイヤで接続するワイ
ヤボンディング工程が施される。このワイヤボンディン
グ技術としては、所謂NTC法(ネイルヘッド・サーモコ
ンプレションボンディング法)と呼ばれる熱圧着法が一
般に用いられていた。
上述した従来のNTC法では、金線をアルミニウムパッド
に熱エネルギーによって圧着しているので、圧着歩留り
を上げるため、圧着時の温度は350℃〜375℃の高温で形
成している。
に熱エネルギーによって圧着しているので、圧着歩留り
を上げるため、圧着時の温度は350℃〜375℃の高温で形
成している。
しかるに、第2図に示すように、半導体装置のシリコン
基板11上に設けたPSG膜12上の絶縁膜としてポリイミド
等の有機膜13が用いられ、更にその耐湿性パッシベーシ
ョン膜として不透水性の窒化膜15が用いられるようにな
ると、ウェハー工程での最終加熱温度は高々320℃とな
り、この熱処理温度に比較して上述したワイヤボンディ
ング温度が高くなる。このため、ワイヤボンディング時
の高熱によって有機膜から水を主成分とするアウトガス
が発生し、これが窒化膜との間に溜まって第2図のよう
に、ウェハー工程では発生しない窒化膜の膨れや剥がれ
発生し、絶縁効果やパッシベーション効果が低下される
という問題がある。
基板11上に設けたPSG膜12上の絶縁膜としてポリイミド
等の有機膜13が用いられ、更にその耐湿性パッシベーシ
ョン膜として不透水性の窒化膜15が用いられるようにな
ると、ウェハー工程での最終加熱温度は高々320℃とな
り、この熱処理温度に比較して上述したワイヤボンディ
ング温度が高くなる。このため、ワイヤボンディング時
の高熱によって有機膜から水を主成分とするアウトガス
が発生し、これが窒化膜との間に溜まって第2図のよう
に、ウェハー工程では発生しない窒化膜の膨れや剥がれ
発生し、絶縁効果やパッシベーション効果が低下される
という問題がある。
本発明は、このような絶縁膜の膨れや剥がれを防止して
絶縁効果やパッシベーション効果の高い半導体装置を製
造することができる方法を提供することを目的としてい
る。
絶縁効果やパッシベーション効果の高い半導体装置を製
造することができる方法を提供することを目的としてい
る。
本発明の半導体装置の製造方法は、半導体基体主面上に
有機絶縁膜と無機絶縁膜を積層し、かつ電極パッドにワ
イヤを接続してなる半導体装置の製造に際し、ワイヤの
ボンディング温度を無機絶縁膜の生成温度よりも低温に
設定し、ボンディング処理によるアウトガスの発生を防
止している。
有機絶縁膜と無機絶縁膜を積層し、かつ電極パッドにワ
イヤを接続してなる半導体装置の製造に際し、ワイヤの
ボンディング温度を無機絶縁膜の生成温度よりも低温に
設定し、ボンディング処理によるアウトガスの発生を防
止している。
次に、本発明を図面を参照して説明する。
第1図は本発明の一実施例の縦断面図である。素子を形
成した(100)結晶軸のP形シリコン基板1上に4モル
%濃度のPSG(リンシリケートガラス)膜2を約1μm
化学気相成長法により形成し、シリコン基板1に形成し
た素子上に図外のコンタクトホールを開設する。
成した(100)結晶軸のP形シリコン基板1上に4モル
%濃度のPSG(リンシリケートガラス)膜2を約1μm
化学気相成長法により形成し、シリコン基板1に形成し
た素子上に図外のコンタクトホールを開設する。
また、図示は省略するが、このPSG膜2上にアルミニウ
ム膜を直流スパッタ法により約1μm形成し、これをパ
ターニングして第1層アルミニウム配線を形成する。
ム膜を直流スパッタ法により約1μm形成し、これをパ
ターニングして第1層アルミニウム配線を形成する。
そして、この上に層間絶縁膜として (R1:4価の炭素環式芳香族)で表されるテトラカルボン
酸二無水物と、 NH2−R2−NH2 (R2:炭素数6〜30個の芳香脂肪族気基または炭素環式
芳香族基)で表されるジアミンと、 (R3,R4:それぞれ独立の炭素数1〜6のアルキル基ま
たはフェニル基1≦K≦3)で表されるアミノシリコン
化合物とを混合反応したものを用いる。
酸二無水物と、 NH2−R2−NH2 (R2:炭素数6〜30個の芳香脂肪族気基または炭素環式
芳香族基)で表されるジアミンと、 (R3,R4:それぞれ独立の炭素数1〜6のアルキル基ま
たはフェニル基1≦K≦3)で表されるアミノシリコン
化合物とを混合反応したものを用いる。
そして、この混合反応することにより形成されたポリア
ミド酸シリコン型中間体を含む溶液を、前記半導体基板
の主面に毎分4000回転で30秒間回転塗布し、窒素ガス雰
囲気で,100℃,1時間、続いて240℃で30分間のプリベー
クを行い、更に窒素ガス雰囲気中で400℃,1時間のポス
トベークして1μmの絶縁膜を形成する。
ミド酸シリコン型中間体を含む溶液を、前記半導体基板
の主面に毎分4000回転で30秒間回転塗布し、窒素ガス雰
囲気で,100℃,1時間、続いて240℃で30分間のプリベー
クを行い、更に窒素ガス雰囲気中で400℃,1時間のポス
トベークして1μmの絶縁膜を形成する。
続いて、図示は省略するが、前面にチタン膜を形成し、
フォトリソグラフィによりフォトレジストをマスクにCC
l4ガスを用いてこのチタン膜をエッチングする。そし
て、このチタンをマスクにCF4+O2の混合ガスで前記有
機樹脂膜をエッチングする。更に、この上に第2層目の
アルミルウム膜4を1μmスパッタしてその一部にパッ
ド4を形成し、更にこの上に耐湿性パッシベーションと
してのシリコン窒化膜5をSiH4=180sccm,NH3=1080scc
mのガス流量で320℃のプラズマ反応炉中で約1.0μm形
成し、フォトリソグラフィにより(図示せず)パターニ
ングする。
フォトリソグラフィによりフォトレジストをマスクにCC
l4ガスを用いてこのチタン膜をエッチングする。そし
て、このチタンをマスクにCF4+O2の混合ガスで前記有
機樹脂膜をエッチングする。更に、この上に第2層目の
アルミルウム膜4を1μmスパッタしてその一部にパッ
ド4を形成し、更にこの上に耐湿性パッシベーションと
してのシリコン窒化膜5をSiH4=180sccm,NH3=1080scc
mのガス流量で320℃のプラズマ反応炉中で約1.0μm形
成し、フォトリソグラフィにより(図示せず)パターニ
ングする。
組立は、直径35μmのワイヤ(金線)6をNTCの一種で2
00℃に加熱して、周波数66KHz,0.6Wのパワーの超音波を
5〜15msec印加しながら、アルミニウムパッド4にボン
ディングする。
00℃に加熱して、周波数66KHz,0.6Wのパワーの超音波を
5〜15msec印加しながら、アルミニウムパッド4にボン
ディングする。
したがって、この方法ではボンディング時の温度がパッ
シベーションとしてのシリコン窒化膜5の生成温度より
も低い温度であるため、ボンディング工程によっても有
機絶縁膜からアウトガスが発生することはなく、パッシ
ベーション膜における膨れや押上等の不具合の発生を防
止できる。
シベーションとしてのシリコン窒化膜5の生成温度より
も低い温度であるため、ボンディング工程によっても有
機絶縁膜からアウトガスが発生することはなく、パッシ
ベーション膜における膨れや押上等の不具合の発生を防
止できる。
また、本発明の他の実施例としては、層間有機樹脂膜上
の耐湿性パッシベーション膜として、オキシナイトライ
ドを320℃でSiH4=180sccm,NH3=972sccm,N2O=108scc
mのガス流量で、2Torrの圧力で約1.0μm形成する。そ
して、この膜をフォトリソグラフィによりパターニング
した後、35μm径の金線をNTC法により309℃でアルミニ
ウムパッドに圧着する。
の耐湿性パッシベーション膜として、オキシナイトライ
ドを320℃でSiH4=180sccm,NH3=972sccm,N2O=108scc
mのガス流量で、2Torrの圧力で約1.0μm形成する。そ
して、この膜をフォトリソグラフィによりパターニング
した後、35μm径の金線をNTC法により309℃でアルミニ
ウムパッドに圧着する。
以上説明したように本発明は、ワイヤのボンディング温
度を有機絶縁膜上に形成した無機絶縁膜の生成温度より
も低い温度にしているので、ボンディング中の熱処理に
より有機樹脂層間膜からの水を主成分とするアウトガス
が発生してパッシベーション膜を押上げたり膨れを発生
させることを防止できる効果がある。
度を有機絶縁膜上に形成した無機絶縁膜の生成温度より
も低い温度にしているので、ボンディング中の熱処理に
より有機樹脂層間膜からの水を主成分とするアウトガス
が発生してパッシベーション膜を押上げたり膨れを発生
させることを防止できる効果がある。
第1図は本発明の一実施例の縦断面図、第2図は従来方
法による窒化膜膨れ不良を示す断面図である。 1……シリコン基板、2……PSG膜、3……ポリイミド
膜、4……アルミニウムパッド、5……窒化膜、6……
ワイヤ、11……シリコン基板、12……PSG膜、13……ポ
リイミド膜、14……窒化膜。
法による窒化膜膨れ不良を示す断面図である。 1……シリコン基板、2……PSG膜、3……ポリイミド
膜、4……アルミニウムパッド、5……窒化膜、6……
ワイヤ、11……シリコン基板、12……PSG膜、13……ポ
リイミド膜、14……窒化膜。
Claims (1)
- 【請求項1】半導体基体主面上に有機絶縁膜と無機絶縁
膜を積層し、かつ電極パッドにワイヤを接続してなる半
導体装置の製造に際し、前記ワイヤのボンディング温度
を前記無機絶縁膜の生成温度よりも低温に設定したこと
を特徴とする半導体装置の製造方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62190096A JPH0727921B2 (ja) | 1987-07-31 | 1987-07-31 | 半導体装置の製造方法 |
US07/224,603 US4933305A (en) | 1987-07-31 | 1988-07-27 | Process of wire bonding for semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62190096A JPH0727921B2 (ja) | 1987-07-31 | 1987-07-31 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6436038A JPS6436038A (en) | 1989-02-07 |
JPH0727921B2 true JPH0727921B2 (ja) | 1995-03-29 |
Family
ID=16252304
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62190096A Expired - Lifetime JPH0727921B2 (ja) | 1987-07-31 | 1987-07-31 | 半導体装置の製造方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US4933305A (ja) |
JP (1) | JPH0727921B2 (ja) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0821579B2 (ja) * | 1989-04-19 | 1996-03-04 | 旭硝子株式会社 | 半導体素子・集積回路装置 |
JPH0423485A (ja) * | 1990-05-18 | 1992-01-27 | Cmk Corp | プリント配線板とその製造法 |
JPH0695593B2 (ja) * | 1990-09-28 | 1994-11-24 | 富士通株式会社 | プリント基板の改造方法 |
US5109320A (en) * | 1990-12-24 | 1992-04-28 | Westinghouse Electric Corp. | System for connecting integrated circuit dies to a printed wiring board |
JP2593965B2 (ja) * | 1991-01-29 | 1997-03-26 | 三菱電機株式会社 | 半導体装置 |
JP2550248B2 (ja) * | 1991-10-14 | 1996-11-06 | 株式会社東芝 | 半導体集積回路装置およびその製造方法 |
US5567981A (en) * | 1993-03-31 | 1996-10-22 | Intel Corporation | Bonding pad structure having an interposed rigid layer |
US5486657A (en) * | 1994-06-09 | 1996-01-23 | Dell Usa, L.P. | Beveled edge circuit board with channeled connector pads |
IL110261A0 (en) * | 1994-07-10 | 1994-10-21 | Schellcase Ltd | Packaged integrated circuit |
US5661082A (en) * | 1995-01-20 | 1997-08-26 | Motorola, Inc. | Process for forming a semiconductor device having a bond pad |
US5900668A (en) * | 1995-11-30 | 1999-05-04 | Advanced Micro Devices, Inc. | Low capacitance interconnection |
US6879049B1 (en) * | 1998-01-23 | 2005-04-12 | Rohm Co., Ltd. | Damascene interconnection and semiconductor device |
US6187680B1 (en) | 1998-10-07 | 2001-02-13 | International Business Machines Corporation | Method/structure for creating aluminum wirebound pad on copper BEOL |
TW426980B (en) * | 1999-01-23 | 2001-03-21 | Lucent Technologies Inc | Wire bonding to copper |
WO2012099771A1 (en) * | 2011-01-17 | 2012-07-26 | Orthodyne Electronics Corporation | Systems and methods for processing ribbon and wire in ultrasonic bonding systems |
US8800846B2 (en) * | 2012-01-27 | 2014-08-12 | Apple Inc. | Ultrasonic bonding |
US9129951B2 (en) * | 2013-10-17 | 2015-09-08 | Freescale Semiconductor, Inc. | Coated lead frame bond finger |
DE102018105462A1 (de) * | 2018-03-09 | 2019-09-12 | Infineon Technologies Ag | Halbleitervorrichtung, die ein bondpad und einen bonddraht oder -clip enthält |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56137658A (en) * | 1980-03-31 | 1981-10-27 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Semiconductor device |
JPS57209911A (en) * | 1981-06-22 | 1982-12-23 | Toyo Ink Mfg Co Ltd | Production of polyethylene resin molding |
JPS60102780A (ja) * | 1983-11-09 | 1985-06-06 | Hitachi Ltd | 磁気抵抗素子 |
-
1987
- 1987-07-31 JP JP62190096A patent/JPH0727921B2/ja not_active Expired - Lifetime
-
1988
- 1988-07-27 US US07/224,603 patent/US4933305A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US4933305A (en) | 1990-06-12 |
JPS6436038A (en) | 1989-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0727921B2 (ja) | 半導体装置の製造方法 | |
JPH0530050B2 (ja) | ||
WO2004017343A1 (ja) | コンデンサ装置及びその製造方法 | |
JPS63142A (ja) | 半導体装置の製造方法 | |
JP3133130B2 (ja) | 半導体デバイス | |
JPH0555228A (ja) | 半導体装置 | |
JPS6234152B2 (ja) | ||
JPS59145537A (ja) | 半導体装置 | |
JP3498619B2 (ja) | 半導体装置とその製法 | |
JPH0555199A (ja) | 半導体装置 | |
JPH0541510A (ja) | 固体撮像装置の製造方法 | |
JP3493863B2 (ja) | 半導体装置とその製法 | |
JP2727605B2 (ja) | 半導体装置及びその製造方法 | |
JPS6227745B2 (ja) | ||
JPS62210649A (ja) | 半導体装置 | |
JPH0419707B2 (ja) | ||
JP2000357701A (ja) | 半導体装置及びその製造方法 | |
JP2900718B2 (ja) | 半導体装置及びその製造方法 | |
JPH07263553A (ja) | 半導体装置の製造方法 | |
JPS63252445A (ja) | 半導体装置の製造方法 | |
JPS58219741A (ja) | 半導体装置 | |
JP2001110812A (ja) | 半導体装置の製造方法 | |
JPH0612791B2 (ja) | 多層配線構造体の製造方法 | |
JPS58219742A (ja) | 半導体装置 | |
JPS6248381B2 (ja) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080329 Year of fee payment: 13 |