JPH0458189B2 - - Google Patents

Info

Publication number
JPH0458189B2
JPH0458189B2 JP58130521A JP13052183A JPH0458189B2 JP H0458189 B2 JPH0458189 B2 JP H0458189B2 JP 58130521 A JP58130521 A JP 58130521A JP 13052183 A JP13052183 A JP 13052183A JP H0458189 B2 JPH0458189 B2 JP H0458189B2
Authority
JP
Japan
Prior art keywords
insulating substrate
board
sub
recess
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58130521A
Other languages
English (en)
Other versions
JPS6022348A (ja
Inventor
Fumio Takeyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP58130521A priority Critical patent/JPS6022348A/ja
Publication of JPS6022348A publication Critical patent/JPS6022348A/ja
Publication of JPH0458189B2 publication Critical patent/JPH0458189B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)

Description

【発明の詳細な説明】 ＜産業上の利用分野＞ この発明は高密度実装を適した半導体装置に関
する。
＜従来の技術＞ 近年の電子機器の小型化に伴い、これらに用い
られる半導体部品も著しく小型化されてきた。し
かして、今日、前記半導体部品のみならず、その
周辺をも含めた半導体装置全体としての小型化が
要望されるに至つている。
＜発明が解決しようとする課題＞ しかしながら、充分小型化に寄与できるような
半導体装置は現在開発されていないのが現状であ
る。
本発明は上記事情に鑑みて創案されたもので、
周辺部品をも含めた装置全体としての小型化が容
易で、高密度実装に好適な半導体装置を提供する
ことを目的としている。
＜課題を解決するための手段＞ 本発明に係る半導体装置は、絶縁基板と、半導
体素子と、サブ基板と、周辺部品、樹脂を具備す
る半導体装置であつて、前記絶縁基板はその表面
中央部に形成した凹部と、前記凹部の底面中央に
形成した凹所と、凹部の内面から絶縁基板の表
面、側面及び底面に沿つて厚膜を印刷形成して作
られた複数の放射状の接続端子を有しており、且
つ前記半導体素子は前記絶縁基板の前記凹所に固
定されているとともに、半導体素子の電極と前記
接続端子間はワイヤボンデイングされており、且
つ前記サブ基板は前記絶縁基板の上面よりも小さ
く且つ平板状に形成されているとともに、その表
面、側面及び底面に沿つて厚膜で印刷形成された
接続端子を有しており、且つ前記周辺部品は前記
サブ基板の表面に取付接続されており、且つサブ
基板は絶縁基板の表面に載置されるとともに両基
板の所定の接続端子間が導電性ペースト又は半田
付けでもつて接続固定されており、且つ前記樹脂
は前記半導体素子の周囲を充填して構成されてい
る。
＜作 用＞ 半導体素子を絶縁基板の凹所に載置した後、ワ
イヤボンデイングが施され、半導体素子の周囲を
樹脂で充填固定した後、サブ基板の絶縁基板の上
面に載せて両基板は導電性樹脂または半田でもつ
て固定されて半導体装置が完成する。
＜実施例＞ 以下、図面を参照して本発明に係る一実施例を
説明する。第１図はこの発明に係る半導体装置の
１実施例を示す解体斜視図、第２図は第１図に示
した実施例の断面図である。
図において、１０はセラミツク等からなる略枡
の形状をした絶縁基板であり、この絶縁基板１０
の表面中央部には、凹部１１が形成されている。
凹部１１の底面中央の凹所には、半導体素子１２
がダイボンデイングされている。そして凹部１１
の内面から絶縁基板１０の表面、絶縁基板１０の
側面、底面に沿つて複数の放射状の接続端子１３
が導出されている。この接続端子１３は例えば、
前記各面に沿つて厚膜を印刷形成して作られてい
る。
接続端子１３の一端と前記半導体素子１２の所
定の電極間は極細い金線１４等でワイヤボンデイ
ングされている。このワイヤボンデイングを行つ
た後、凹部１１に例えばエポキシ樹脂１５が充填
され、前記半導体素子１２が封止される。
２０はセラミツク等の絶縁性の基板よりなるサ
ブ基板であつて、前記絶縁基板１０の上面より小
さな平板状に形成されている。さらにサブ基板２
０の表面には厚膜で適宜の図外の配線パターンが
形成されており、接続端子２１が前記サブ基板２
０の表面、側面及び底面にまで導出されている。
そして、このサブ基板２０の表面には、例えばチ
ツプ抵抗器、チツプコンデンサ、小型トランジス
タ等の周辺部品２２が取付接続されている。しか
して、前記サブ基板２０は、第１図及び第２図に
示すように、絶縁基板１０の表面に載置され、両
基板の所定の接続端子間が導電性ペーストや半田
付けでもつて、接続されることにより互いに固定
される。
＜発明の効果＞ この発明に係る半導体装置は、半導体素子が組
み込まれた絶縁基板の表面に周辺部品を取付け接
続するものであるから、周辺部品をプリント基板
に配置する必要がなくなり、電気機器の高密度実
装に大いに役立つ。
【図面の簡単な説明】
第１図はこの発明に係る半導体装置の１実施例
の構成を示す解体斜視図、第２図は第１図に示し
た実施例の断面図である。 １０……絶縁基板、１１……凹部、１２……半
導体素子、１３……接続端子、２０……サブ基
板、２１……接続端子、２２……周辺部品。

Claims (1)

    【特許請求の範囲】
  1. １ 絶縁基板と、半導体素子と、サブ基板と、周
    辺部品、樹脂を具備する半導体装置であつて、前
    記絶縁基板はその表面中央部に形成した凹部と、
    前記凹部の底面中央に形成した凹所と、凹部の内
    面から絶縁基板の表面、側面及び底面に沿つて厚
    膜を印刷形成して作られた複数の放射状の接続端
    子を有しており、且つ前記半導体素子は前記絶縁
    基板の前記凹所に固定されているとともに、半導
    体素子の電極と前記接続端子間はワイヤボンデイ
    ングされており、且つ前記サブ基板は前記絶縁基
    板の上面よりも小さく且つ平板状に形成されてい
    るとともに、その表面、側面及び底面に沿つて厚
    膜で印刷形成された接続端子を有しており、且つ
    前記周辺部品は前記サブ基板の表面に取付接続さ
    れており、且つサブ基板は絶縁基板の表面に載置
    されるとともに両基板の所定の接続端子間が導電
    性ペースト又は半田付けでもつて接続固定されて
    おり、且つ前記樹脂は前記半導体素子の周囲を充
    填してあることを特徴とする半導体装置。
JP58130521A 1983-07-18 1983-07-18 半導体装置 Granted JPS6022348A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58130521A JPS6022348A (ja) 1983-07-18 1983-07-18 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58130521A JPS6022348A (ja) 1983-07-18 1983-07-18 半導体装置

Publications (2)

Publication Number Publication Date
JPS6022348A JPS6022348A (ja) 1985-02-04
JPH0458189B2 true JPH0458189B2 (ja) 1992-09-16

Family

ID=15036282

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58130521A Granted JPS6022348A (ja) 1983-07-18 1983-07-18 半導体装置

Country Status (1)

Country Link
JP (1) JPS6022348A (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6088574U (ja) * 1983-11-24 1985-06-18 日本電気株式会社 チツプキヤリア型パツケ−ジ接続構造
US5444296A (en) * 1993-11-22 1995-08-22 Sun Microsystems, Inc. Ball grid array packages for high speed applications
US5666272A (en) * 1994-11-29 1997-09-09 Sgs-Thomson Microelectronics, Inc. Detachable module/ball grid array package
US5825084A (en) * 1996-08-22 1998-10-20 Express Packaging Systems, Inc. Single-core two-side substrate with u-strip and co-planar signal traces, and power and ground planes through split-wrap-around (SWA) or split-via-connections (SVC) for packaging IC devices

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4814961B1 (ja) * 1965-03-05 1973-05-11

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5146920Y2 (ja) * 1971-06-30 1976-11-12

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4814961B1 (ja) * 1965-03-05 1973-05-11

Also Published As

Publication number Publication date
JPS6022348A (ja) 1985-02-04

Similar Documents

Publication Publication Date Title
EP0144343A1 (en) Integrated circuit module and method of making same
JPH11233684A (ja) 半導体装置用基板、半導体装置及びその製造方法並びに電子機器
JP3656861B2 (ja) 半導体集積回路装置及び半導体集積回路装置の製造方法
JPH0458189B2 (ja)
JPH0451064B2 (ja)
JPS6227544B2 (ja)
JP2524482B2 (ja) Ｑｆｐ構造半導体装置
JPH01143389A (ja) ハイブリッド集積回路装置
JPH05327249A (ja) 電子回路モジュール及びその製造方法
JPH11251497A (ja) 電子回路モジュール
JP2541494B2 (ja) 半導体装置
JP2809191B2 (ja) 半導体チップの実装方法
JPH11307303A (ja) チップ部品
JPH10150065A (ja) チップサイズパッケージ
JP2879503B2 (ja) 面実装型電子回路装置
JP2544272Y2 (ja) 混成集積回路
JP2842013B2 (ja) 混成集積回路装置
JPH0519974Y2 (ja)
JPH0528917B2 (ja)
JPH041744Y2 (ja)
JPH0451488Y2 (ja)
JPH0739244Y2 (ja) 混成集積回路装置
JP2599290Y2 (ja) ハイブリッドｉｃ
JPH0558665B2 (ja)
JPS6258160B2 (ja)