JPH036351U - - Google Patents
Info
- Publication number
- JPH036351U JPH036351U JP6598389U JP6598389U JPH036351U JP H036351 U JPH036351 U JP H036351U JP 6598389 U JP6598389 U JP 6598389U JP 6598389 U JP6598389 U JP 6598389U JP H036351 U JPH036351 U JP H036351U
- Authority
- JP
- Japan
- Prior art keywords
- frame synchronization
- circuit
- frame
- pattern
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 4
- 239000011159 matrix material Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Description
第１図はこの考案の一実施例の構成を示すブロ
ツク図、第２図はメモリ回路３０の構成を示す図
、第３図はパターン検出回路１８におけるメモリ
内容を示す図、第４図は従来のフレーム同期回路
の構成を示すブロツク図、第５図は同回路の動作
を説明するためのフレームフオーマツトである。
１６……ラツチ回路、１８……パターン検出回
路、２２……フレーム同期カウンタ、２６……マ
ルチフレーム同期カウンタ、３０……メモリ回路
。なお、各図中、同一符号は同一又は相当部分を
示す。
FIG. 1 is a block diagram showing the configuration of an embodiment of this invention, FIG. 2 is a diagram showing the configuration of the memory circuit 30, FIG. 3 is a diagram showing the memory contents in the pattern detection circuit 18, and FIG. 4 is a conventional one. FIG. 5 is a block diagram showing the configuration of the frame synchronization circuit shown in FIG. 5, and FIG. 5 is a frame format for explaining the operation of the circuit. 16... Latch circuit, 18... Pattern detection circuit, 22... Frame synchronization counter, 26... Multi-frame synchronization counter, 30... Memory circuit. In each figure, the same reference numerals indicate the same or equivalent parts.
Claims (1)
フレームをｎ個配列してマルチフレームを構成し
、前記各フレームの所定位置の１ビツトをフレー
ム同期ビツトとしてｎビツトよりなるフレーム同
期パターンを形成するデイジタル信号列のフレー
ム同期回路において、前記デイジタル信号列をＬ
行、ｎ列のマトリクス状に記憶させるメモリ回路
と、このメモリ回路から読み出されたｎビツトの
データをラツチするラツチ回路と、前記フレーム
同期パターンに等しい第１のフレーム同期パター
ンを１ビツトづつローテーシヨンした（ｎ−１）
個の第２フレームの同期パターンを有し、これら
のフレーム同期パターンのいずれかと前記ラツチ
回路のｎビツトデータとのパターン一致検出を行
うパターン検出回路と、このパターン検出回路の
出力に基づいて前記ラツチ回路のラツチ動作を制
御するフレーム同期カウンタと、このフレーム同
期カウタンからのフレームパルスと、前記パター
ン検出回路からの情報に基づいて、マルチフレー
ムパルスを生成するマルチフレーム同期カウンタ
とで構成したことを特徴とするフレーム同期回路
。 Let L and n be positive integers, configure a multi-frame by arranging n frames each consisting of L bits, and form a frame synchronization pattern consisting of n bits by using one bit at a predetermined position of each frame as a frame synchronization bit. In a frame synchronization circuit for a digital signal string, the digital signal string is
A memory circuit that stores data in a matrix of rows and n columns, a latch circuit that latches n-bit data read out from this memory circuit, and a first frame synchronization pattern that is equal to the frame synchronization pattern that is rotated one bit at a time. Yesterday (n-1)
a pattern detection circuit which has n second frame synchronization patterns and detects a pattern match between any of these frame synchronization patterns and the n-bit data of the latch circuit; A frame synchronization counter that controls the latch operation of the circuit, and a multiframe synchronization counter that generates multiframe pulses based on frame pulses from the frame synchronization counter and information from the pattern detection circuit. frame synchronization circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6598389U JPH036351U (en) | 1989-06-06 | 1989-06-06 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6598389U JPH036351U (en) | 1989-06-06 | 1989-06-06 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH036351U true JPH036351U (en) | 1991-01-22 |
Family
ID=31598307
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6598389U Pending JPH036351U (en) | 1989-06-06 | 1989-06-06 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH036351U (en) |
-
1989
- 1989-06-06 JP JP6598389U patent/JPH036351U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH036351U (en) | ||
| JPH0286247U (en) | ||
| JPH02118341U (en) | ||
| JP2692438B2 (en) | Frame synchronization circuit | |
| JPH0399368U (en) | ||
| JPH0681163B2 (en) | Effective data extraction circuit | |
| JPS5861540U (en) | Serial-parallel conversion circuit | |
| JPS62135257U (en) | ||
| JPH0324736U (en) | ||
| JPS6264048U (en) | ||
| JPH0381165A (en) | Emphasized character generator | |
| JPS59100648A (en) | Synchronism establishing circuit | |
| JPH0232150U (en) | ||
| JPH0238645U (en) | ||
| JPH0358737U (en) | ||
| JPS6338420U (en) | ||
| JPS62161399U (en) | ||
| JPH03192890A (en) | Signal string conversion circuit | |
| JPS60236336A (en) | Frame signal processor | |
| JPS62203564U (en) | ||
| JPS6415485U (en) | ||
| JPS61239793A (en) | Frame memory device | |
| JPS62171260U (en) | ||
| JPS61103946U (en) | ||
| JPS58124895U (en) | Alarm signal holding circuit |