JPH01181519A - Reduction projection aligner - Google Patents
Reduction projection alignerInfo
- Publication number
- JPH01181519A JPH01181519A JP63004108A JP410888A JPH01181519A JP H01181519 A JPH01181519 A JP H01181519A JP 63004108 A JP63004108 A JP 63004108A JP 410888 A JP410888 A JP 410888A JP H01181519 A JPH01181519 A JP H01181519A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor substrate
- dust
- stand
- reduction projection
- dirt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 47
- 239000000758 substrate Substances 0.000 claims abstract description 45
- 239000000428 dust Substances 0.000 claims abstract description 20
- 238000004140 cleaning Methods 0.000 claims description 8
- 238000007667 floating Methods 0.000 abstract description 2
- 238000005406 washing Methods 0.000 abstract 4
- 238000007789 sealing Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 2
- 238000007664 blowing Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
Landscapes
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Cleaning In General (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は半導体製造工程のフォトリソグラフィ工程に用
いる縮小投影露光装置に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a reduction projection exposure apparatus used in a photolithography process in a semiconductor manufacturing process.
従来、縮小投影露光装置では半導体基板を半導体基板保
持台に保持し露光マスクおよび縮小投影レンズを通して
露光しているが、半導体基板を半導体基板保持台に保持
した際に、半導体基板と半導体基板保持台のあいだに塵
埃がはさまれると、その部分に露光した際局部的に焦点
がずれて半導体素子に不良を与えてしまう。これを避け
るために保持台に凹部を設は半導体基板との接触面積を
なるべく少なくするように工夫している。Conventionally, in a reduction projection exposure apparatus, a semiconductor substrate is held on a semiconductor substrate holder and exposed through an exposure mask and a reduction projection lens. If dust is caught between the two areas, the focus will be locally shifted when the area is exposed, resulting in defects in the semiconductor element. In order to avoid this, concave portions are provided in the holder to minimize the contact area with the semiconductor substrate.
上述した従来の方法では、半導体基板裏面の塵埃の影響
は確率的に低くなるが、塵埃が半導体基板保持台につい
てしまえば半導体基板を保持した際、相互間に塵埃がは
さまれるので、局部的に焦点ずれを起こしてしまう。ま
た、塵埃′が最初がらついていた半導体基板の裏面から
はがれて半導体基板保持台に残ってしまうと、次に装着
される半導体基板が焦点ずれを起こしてしまう。さらに
、焦点ずれは起さなくても同じ半導体基板保持台を長期
間使っていると小さな塵埃が付着し、この塵埃が半導体
基板裏面を汚染し、汚染された半導体基板が他の装置を
汚染するという悪循環を起こすという問題もある。In the conventional method described above, the influence of dust on the back side of the semiconductor substrate is probabilistically low, but if the dust adheres to the semiconductor substrate holder, the dust will be caught between the semiconductor substrates when they are held, resulting in local damage. This causes a shift in focus. Furthermore, if the dust 'is peeled off from the back surface of the semiconductor substrate where it was initially scattered and remains on the semiconductor substrate holder, the next semiconductor substrate to be mounted will be out of focus. Furthermore, even if focus shift does not occur, if the same semiconductor substrate holder is used for a long period of time, small dust particles will adhere to it, and this dust will contaminate the back side of the semiconductor substrate, and the contaminated semiconductor substrate will contaminate other equipment. There is also the problem of creating a vicious cycle.
本発明は、従来の縮小投影露光装置に、露光ステージ上
の半導体基板保持台を密閉するドームと、密閉した状態
で高圧空気を噴出して半導体基板上の塵埃を吹きとばす
吹出口と吹きとばされた塵埃を排出するための排気口と
を有する洗浄装置を設けたことを特徴とする。The present invention provides a conventional reduction projection exposure apparatus with a dome that seals a semiconductor substrate holder on an exposure stage, an air outlet that blows out high-pressure air in a sealed state, and blows away dust on the semiconductor substrate. The present invention is characterized in that it is provided with a cleaning device having an exhaust port for discharging the collected dust.
次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.
第1図は本発明の縮小投影露光装置の模式図である。図
において、1は半導体基板保持台で露光ステージ2の上
に設置されている。半導体基板保持台1に半導体基板を
セットし露光位置に露光ステージ2によって移動させ縮
小投影レンズ4および露光マスク5を介して露光する。FIG. 1 is a schematic diagram of a reduction projection exposure apparatus of the present invention. In the figure, reference numeral 1 denotes a semiconductor substrate holding stand installed on an exposure stage 2. As shown in FIG. A semiconductor substrate is set on a semiconductor substrate holder 1, moved to an exposure position by an exposure stage 2, and exposed through a reduction projection lens 4 and an exposure mask 5.
3は保持台洗浄装置である。半導体基板が露光されたあ
と、その半導体基板は半導体基板保持台lからはずされ
る。このあと半導体基板保持台1は自動的に半導体基板
保持台洗浄装置3の位置に移動し洗浄が行なわれる。そ
の後次の半導体基板が半導体基板保持台1に運ばれる。3 is a holding table cleaning device. After the semiconductor substrate is exposed, the semiconductor substrate is removed from the semiconductor substrate holder l. Thereafter, the semiconductor substrate holder 1 is automatically moved to the position of the semiconductor substrate holder cleaning device 3, and cleaning is performed. Thereafter, the next semiconductor substrate is carried to the semiconductor substrate holding table 1.
洗浄装置3は第2図に示すように、半導体基板保持台1
を密閉するドーム6と、高圧空気吹出ロアと、高圧空気
に吹きとばされた塵埃を排出する排気口8とを有する。As shown in FIG. 2, the cleaning device 3 includes a semiconductor substrate holding table 1
It has a dome 6 that seals the air, a high-pressure air blowing lower, and an exhaust port 8 that discharges dust blown away by the high-pressure air.
半導体基板保持台1上の塵埃を高圧空気で吹きとばし周
辺部の排気口から浮遊した塵埃を排出する。The dust on the semiconductor substrate holding table 1 is blown away with high pressure air, and the floating dust is discharged from the exhaust port in the peripheral area.
以上説明したように本発明によれば、半導体基板保持台
を半導体基板露光終了ごとに高圧空気で塵埃を吹きとば
し排出することにより半導体基板保持台上の塵埃により
半導体基板の露光時の焦点ずれがなくなり、また半導体
基板裏面についていた塵埃が半導体基板保持台に移され
、それ以降流れてくる半導体基板に影響を与えることが
なくなる。これにより製品の良品率が飛躍的に向上し縮
小投影露光装置の利用効率も飛躍的に向上せしめること
が可能になる。As explained above, according to the present invention, the dust on the semiconductor substrate holder is blown off and discharged with high pressure air every time the exposure of the semiconductor substrate is completed, thereby preventing the dust on the semiconductor substrate holder from defocusing during exposure of the semiconductor substrate. In addition, the dust on the back surface of the semiconductor substrate is transferred to the semiconductor substrate holder, so that it no longer affects the semiconductor substrates that flow thereafter. This makes it possible to dramatically improve the quality of products and the efficiency of use of the reduction projection exposure apparatus.
第1図は本発明の一実施例の模式図、第2図はその洗浄
装置部分の断面図である。
1・・・半導体基板保持台、2・・・露光ステージ、3
・・・保持台洗浄装置、4・・・縮小投影レンズ、5・
・・露光マスク、6・・・ドーム、7・・・高圧空気吹
出口、8・・・排気口。FIG. 1 is a schematic diagram of an embodiment of the present invention, and FIG. 2 is a sectional view of a portion of the cleaning device. 1... Semiconductor substrate holding stand, 2... Exposure stage, 3
... Holding table cleaning device, 4... Reduction projection lens, 5.
...Exposure mask, 6...Dome, 7...High pressure air outlet, 8...Exhaust port.
Claims (1)
す縮小投影露光装置において、半導体基板を交換する度
に半導体基板保持台の塵埃を除去する洗浄装置を設けた
ことを特徴とする縮小投影露光装置。A reduction projection exposure apparatus that performs exposure by aligning an exposure mask and a semiconductor substrate, characterized in that the reduction projection exposure apparatus is provided with a cleaning device for removing dust from a semiconductor substrate holder each time a semiconductor substrate is replaced. Device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63004108A JPH01181519A (en) | 1988-01-11 | 1988-01-11 | Reduction projection aligner |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63004108A JPH01181519A (en) | 1988-01-11 | 1988-01-11 | Reduction projection aligner |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01181519A true JPH01181519A (en) | 1989-07-19 |
Family
ID=11575596
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63004108A Pending JPH01181519A (en) | 1988-01-11 | 1988-01-11 | Reduction projection aligner |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01181519A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04256308A (en) * | 1991-02-08 | 1992-09-11 | Nec Yamagata Ltd | Wafer stepper |
US5913721A (en) * | 1998-04-06 | 1999-06-22 | Taiwan Semiconductor Manufacturing Co. Ltd. | Ventilation hood with enhanced particle control and method of using |
JP2007071933A (en) * | 2005-09-05 | 2007-03-22 | Adtec Engineeng Co Ltd | Exposure apparatus |
-
1988
- 1988-01-11 JP JP63004108A patent/JPH01181519A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04256308A (en) * | 1991-02-08 | 1992-09-11 | Nec Yamagata Ltd | Wafer stepper |
US5913721A (en) * | 1998-04-06 | 1999-06-22 | Taiwan Semiconductor Manufacturing Co. Ltd. | Ventilation hood with enhanced particle control and method of using |
JP2007071933A (en) * | 2005-09-05 | 2007-03-22 | Adtec Engineeng Co Ltd | Exposure apparatus |
JP4616733B2 (en) * | 2005-09-05 | 2011-01-19 | 株式会社アドテックエンジニアリング | Exposure equipment |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4343069B2 (en) | Coating, developing device, exposure device, and resist pattern forming method. | |
US20030200996A1 (en) | Method and system for cleaning a wafer chuck | |
JP2006332185A (en) | Substrate processing apparatus and substrate processing method | |
JP4748683B2 (en) | Liquid processing equipment | |
JPH01181519A (en) | Reduction projection aligner | |
JP2003188082A (en) | Method and apparatus for developing end part of substrate | |
JP2007294544A (en) | Protective film removal system, method of collecting chemical, and storage medium | |
US8148054B2 (en) | Immersion multiple-exposure method and immersion exposure system for separately performing multiple exposure of micropatterns and non-micropatterns | |
JPH02192717A (en) | Resist removing device | |
JPS61208051A (en) | Reduced projecting and exposing device | |
JP2908224B2 (en) | Rotary coating device | |
JP5790085B2 (en) | Cleaning device | |
TW200809432A (en) | Method and tool for cleaning photomask | |
JPS61188934A (en) | Method for preventing change of focusing point of projection aligner in photo etching | |
JP2000049081A (en) | Charged particle beam exposure system | |
JP4567216B2 (en) | Semiconductor manufacturing equipment | |
JPH04196212A (en) | Cleaning apparatus prior to development | |
JPS6320989Y2 (en) | ||
JP2794775B2 (en) | Photomask cleaning method | |
JPH0235980A (en) | Exposure mask cleaner | |
JPH05299332A (en) | Resist coating method for semiconductor wafer and suction jig | |
JPS6097356A (en) | Photomask | |
JPH06163385A (en) | Semiconductor fabrication apparatus | |
JPH04249248A (en) | Dust protection method for reticle mask | |
JPH05259023A (en) | Aligner |